3D Integration

3D INTEGRATION ARTICLES



IXYS announces 200V power MOSFETs with fast body diodes and lowest on-resistances

12/14/2017  Fabricated using a charge compensation principle and IXYS' own process technology, these new MOSFETs exhibit the lowest on-state resistances in the industry.

aveni extends copper interconnects to 5nm and below for BEOL integration

12/12/2017  aveni S.A., developer and manufacturer of market-disrupting wet deposition technologies and chemistries for 2D interconnects and 3D through silicon via packaging, today announced it has obtained results that strongly support the continued use of copper in the back end of line (BEOL) for advanced interconnects, at and beyond the 5nm technology node.

Leti memory breakthrough point way to significant improvements in SoC memories

12/08/2017  Leti, a research institute of CEA Tech, demonstrated significant improvements in the field of memory systems at IEDM 2017 this week.

3D acoustic images expand their usefulness

12/07/2017  3D acoustic imaging is useful for measuring the heights of bumps on BGAs, flip chips, and other devices. But it can also be used to image and quantify depth/height variation of features within a particular sample.

Solutions for controlling resin bleed out

12/05/2017  The hows and whys of resin bleed-out (RBO) are discussed, as well as the impact it makes and how to control it.

Reveal previously invisible defects and contaminants in advanced packaging applications

12/05/2017  A new illumination technology compares favorably to conventional bright field illumination.

Google’s head of Quantum AI Lab to keynote at The ConFab 2018

12/01/2017  The ConFab 2018, to be held at The Cosmopolitan of Las Vegas on May 21-23, is thrilled to announce the newest opening day Keynote speaker, Professor John M. Martinis.

Soitec announces substrate breakthrough for 3D image sensing devices

11/30/2017  Soitec, a designer and manufacturer of semiconductor materials for the electronics industry, today announced the latest generation of silicon-on-insulator (SOI) substrates in its Imager-SOI product line designed specifically for fabricating front-side imagers for near-infrared (NIR) applications including advanced 3D image sensors.

Semiconducting carbon nanotubes can reduce noise in carbon nanotube interconnects

11/17/2017  Crosstalk and noise can become a major source of reliability problems of CNT based VLSI interconnects in the near future.

Automotive electronic systems growth strongest through 2021

11/09/2017  IC Market Drivers 2018 report ranks major end-use applications and their impact on IC market growth.

DARPA's new initiative

11/08/2017  Earlier this year, DARPA's Microsystems Technology Office (MTO) announced a new Electronics Resurgence Initiative (ERI) "to open pathways for far-reaching improvements in electronics performance well beyond the limits of traditional scaling."

The intelligence that leads to artificial intelligence

11/08/2017  Artificial intelligence (AI) may be a hot topic today, but SEMI has helped to incubate Big Data and AI since its founding.

How to solve the BEOL RC delay problem?

11/07/2017  The RC delay issues started a few nodes ago, and the problems are becoming worse.

Deep-depletion: A new concept for MOSFETs

10/26/2017  An international team of researchers has created a proof of concept that uses the deep-depletion regime in bulk-boron-doped diamond MOSFETs to increase hole channel carrier mobility.

Wafer-level packaging device shipments to overtake flip chip tech in 2018

10/24/2017  The number of IC packages utilizing wafer-level packaging (WLP) will overtake flip chip shipments in 2018 and then continue growing at a compound annual growth rate of 15% (between 2014 and 2020) compared to just 5% for flip chip, according to the report recently published by The Information Network.

ASE, Amkor and JCET expected to top TrendForce's revenue ranking of OSAT providers for 2017

10/18/2017  The annual revenue from the global IC testing and packaging industry for 2017 is estimated to grow by 2.2% to reach US$51.73 billion, according to the latest research from TrendForce.

Samsung completes qualification of 8nm LPP process

10/18/2017  Samsung Electronics Co., Ltd. announced today that 8-nanometer (nm) FinFET process technology, 8LPP (Low Power Plus), has been qualified and is ready for production.

2017 IEDM features rich technical program, focus sessions

10/17/2017  Each year at the IEDM, the world's best technologists in micro/nano/bioelectronics converge to participate in a technical program consisting of more than 220 presentations, along with other events.

China IC industry outlook

10/17/2017  With an increasing presence in the global semiconductor manufacturing supply chain, the market opportunities in China are expanding dramatically.

Leti to present update of CoolCube/3D VLSI tech developments at 2017 IEEE S3S

10/13/2017  Leti, a research institute of CEA Tech, will hold a workshop on Oct. 17 to present updates on their progress developing CoolCube high-density 3D sequential, monolithic-integration technology, and their supporting design-and-manufacturing ecosystems.




TWITTER


WEBCASTS



Materials

Date and time TBD

Success in electronics manufacturing increasingly relies on the materials used in production and packaging. More than 50 different elements from the periodic table are now used in semiconductor manufacturing, and the list grows even longer when you consider the requirements of flexible/printed electronics, LEDs, compound semiconductors, power electronics, displays, MEMS and bioelectronics. In this webcast, experts will focus on changing material requirements, the evolving material supply chain, recent advances in process and packaging materials and substrates, and the role new materials such as carbon nanotubes will play in the future.

Sponsored By:

MEMS

Date and time TBD

MEMS have quite different process and material requirements compared to mainstream microprocessor and memory types of devices. We will explore the latest trends in MEMS devices – including sensor fusion, biosensors, energy harvesting – new manufacturing challenges and potential equipment and materials solutions to those challenges.

Sponsored By:

Interconnects

Date and time TBD

This webcast will examine the state-of-the-art in conductors and dielectrics, -- including contacts and Metal1 through global level -- pre-metal dielectrics, associated planarization, necessary etch, strip and cleans, embedded passives, global and intermediate TSVs for 3D, as well as reliability, system, and performance issues.

Sponsored By:

More Webcasts

TECHNOLOGY PAPERS



Testing PAs under Digital Predistortion and Dynamic Power Supply Conditions

The power amplifier (PA) – as either a discrete component or part of an integrated front end module (FEM) – is one of the most integral RF integrated circuits (RFICs) in the modern radio. In Part 2 of this white paper series, you will learn different techniques for testing PAs via an interactive white paper with multiple how-to videos.September 06, 2017
Sponsored by National Instruments

Learn the Basics of Power Amplifier and Front End Module Measurements

The power amplifier (PA) – as either a discrete component or part of an integrated front end module (FEM) – is one of the most integral RF integrated circuits (RFICs) in the modern radio. Download this white paper to learn the basics of testing RF PAs and FEMs via an interactive white paper with multiple how-to videos.May 22, 2017
Sponsored by National Instruments

Wafer Handler Predictive Monitor and Equipment Verification, Excursion Detection, Defect Reduction & Tool Matching

Consistent equipment performance, avoiding unscheduled downtime, reducing defects and preventing excursions is key to reducing cost and improving die and line yield in semiconductor manufacturing. The fully automated InnerSense SmartWafer (SMW2) system addresses these key metrics. The SMW2 system is effectively being used as a predictive monitor for handler PM’s, a leading indicator for mechanical defects and can detect, predict and prevent most mechanical related excursions, including wafer damage that can lead to subsequent wafer breakage. The SMW2 system can further improve tool availability by improving post PM recovery and tool matching.January 24, 2017
Sponsored by InnerSense

More Technology Papers

EVENTS



ISS 2018
Half Moon Bay, CA
http://www.semi.org/en/ISS
January 15, 2018 - January 18, 2018
DesignCon
Santa Clara, CA
http://www.designcon.com/
January 30, 2018 - February 01, 2018
2018FLEX
Monterey, CA
http://www.semi.org/en/2018flex
February 12, 2018 - February 15, 2018
IPC APEX EXPO
San Diego, CA
http://www.ipcapexexpo.org/html/default.htm
February 24, 2018 - March 01, 2018
LithoVision 2018
San Jose, CA
http://www.lithovision.com
February 25, 2018 - February 25, 2018


More Events

VIDEOS