High-k Technology Shrinks Transistor Size

(January 29, 2007) YORKTOWN HEIGHTS, NY — IBM announced it is in the development stage with 45-nm transistor technology that uses high-k gate dielectric and a proprietary metal composite for the transistor gate electrode. Constructing the transistor with conventional methods such as high-temperature annealing — instead of removing and recreating the gate post-build — is a familiar process that gives engineers more control and reduces the possibility of error, said Ghavam Shahidi, director of silicon technology at IBM.

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

NEW PRODUCTS

Thin wafer processing temporary bonding adhesive film for 3D wafer integration
03/24/2015 AI Technology, Inc (AIT) is the first known provider of a film format high temperature temporary bonding adhesive for thi...
Dramatic results achieved in cleaving glass using ultra-short pulsed lasers
03/11/2015ROFIN-SINAR, Inc. introduces the SmartCleave FI laser process and the MPS glass handling system for high speed and precise cl...
MKS introduces the Cirrus 3-XD Atmospheric gas analysis system
03/10/2015MKS Instruments, Inc., a global provider of technologies that enable advanced processes and improve productivity, has introduced the Cirru...