High-k Technology Shrinks Transistor Size

(January 29, 2007) YORKTOWN HEIGHTS, NY — IBM announced it is in the development stage with 45-nm transistor technology that uses high-k gate dielectric and a proprietary metal composite for the transistor gate electrode. Constructing the transistor with conventional methods such as high-temperature annealing — instead of removing and recreating the gate post-build — is a familiar process that gives engineers more control and reduces the possibility of error, said Ghavam Shahidi, director of silicon technology at IBM.

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

NEW PRODUCTS

MKS introduces the I-Series family of high flow mass flow controllers
02/25/2015MKS Instruments, Inc., a global provider of technologies that enable advanced processes and improve productivity, has introduced th...
TMC introduces stage-base 450 with voice coil technology
02/10/2015TMC, a developer of high-performance vibration and motion cancellation technology, has introduced Stage-Base 450, its next generation of frame-m...
Entegris launches Dispense System optimized for 3D and MEMS applications
02/03/2015Entegris, Inc. announced the latest addition to its IntelliGen family of two-stage dispense technologies used in microelectronic...