High-k Technology Shrinks Transistor Size

(January 29, 2007) YORKTOWN HEIGHTS, NY &#151 IBM announced it is in the development stage with 45-nm transistor technology that uses high-k gate dielectric and a proprietary metal composite for the transistor gate electrode. Constructing the transistor with conventional methods such as high-temperature annealing &#151 instead of removing and recreating the gate post-build &#151 is a familiar process that gives engineers more control and reduces the possibility of error, said Ghavam Shahidi, director of silicon technology at IBM.

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>

LIVE NEWS FEED

NEW PRODUCTS

DCG Systems extends circuit edit capability to the 10nm node with the introduction of OptiFIB Taipan
09/02/2015DCG Systems today announces the release of the OptiFIB Taipan circuit edit solution for the most adv...
SEMI-GAS unveils new custom-engineered ultra high purity liquid push system
09/02/2015The fully automatic system, operated by a GigaGuard PLC controller, features an intuitive 9” color touchscreen and user-def...
Compact point of use fluid delivery heater replaces multiple components in a system
07/22/2015Watlow, a designer and manufacturer of complete thermal systems, announces its new point-of-use fluid delivery heater...