High-k Technology Shrinks Transistor Size

(January 29, 2007) YORKTOWN HEIGHTS, NY &#151 IBM announced it is in the development stage with 45-nm transistor technology that uses high-k gate dielectric and a proprietary metal composite for the transistor gate electrode. Constructing the transistor with conventional methods such as high-temperature annealing &#151 instead of removing and recreating the gate post-build &#151 is a familiar process that gives engineers more control and reduces the possibility of error, said Ghavam Shahidi, director of silicon technology at IBM.

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>

LIVE NEWS FEED

NEW PRODUCTS

Pfeiffer Vacuum introduces HiPace 2800 turbopump for ion implantation applications
07/06/2016Pfeiffer Vacuum has introduced the HiPace 2800 IT turbopump that is designed for ion implantation applications....
NanoFocus AG introduces new inspection system for semiconductors industry
05/31/2016NanoFocus AG, the developer and manufacturer of optical 3D surface measuring technology, introduces the new measuring system µ...
Edwards launches new vacuum pumps at SEMICON China 2016
03/15/2016Edwards announced the availability of two new vacuum pump product families at SEMICON China: the iXM Series for semiconductor etch and chemical v...