STATS ChipPAC readies R&D site in Singapore

May 14, 2007 – STATS ChipPAC has formally established its new R&D facility in Singapore, to develop next-generation technologies including through-silicon vias (TSV), microbump bonding methods for 3D die, silicon substrate-based system-in-package solutions, and embedded active die technology.

The new facility includes >10,000 sq. ft. of cleanroom space (Class 10-10,000), which can be nearly doubled for future expansion needs. The R&D operation will “specialize in wafer-level processing,” with an equipment set for photolithography, plasma etching and deep reactive ion etching (DRIE), wafer thinning, and wafer bonding, the company said in a statement.

Operations at the new Singapore R&D site will seek to expand on the company’s silicon-based offerings including integrated passive networks such as baluns, filters, and amplifiers, for new integrated passive devices, in addition to work on TSV, 3D microbumps, etc.

“The new facility fulfills an important role in the Company’s global R&D strategy and will augment our current worldwide R&D operations focusing on advanced packaging solutions,” stated company CTO Han Byung Joon.

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>

LIVE NEWS FEED

NEW PRODUCTS

Versatile high throughput SEM from JEOL
11/04/2015JEOL's new JSM-IT100 is the latest addition to its InTouchScope Series of Scanning Electron Microscopes....
Entegris expands CMP filtration technology solutions and research, analytical and manufacturing capabilities
09/04/2015The Entegris filter platform using NMB media now includes the Planargard bulk, Solaris point...
DCG Systems extends circuit edit capability to the 10nm node with the introduction of OptiFIB Taipan
09/02/2015DCG Systems today announces the release of the OptiFIB Taipan circuit edit solution for the most adv...