Design Platform for 3D Stacked ICs

The j360 Silicon PathFinder 3D Platform from Javelin Design Automations supports 3D stacked IC design using through silicon vias (TSV). The design tool reportedly extends the Javelin PathFinding methodology and j360 Silicon PathFinder platform to support virtual chip design for co-optimization of system design and 3D interconnect-packaging technologies.

Designers of 3D ICs are now empowered to rapidly explore many potential 3D design implementations for their technical value propositions, and to identify and mitigate risks-benefits and optimize value. Javelin Design Automation Saratoga, CA. www.javelin-da.com

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>

LIVE NEWS FEED

NEW PRODUCTS

Novel Wafer Analyzer for up to 300mm wafer using high speed Raman Imaging Technology
08/08/2016Nanophoton introduces RAMANdrive - a new Wafer Analyzer - for a wide range of applications at semiconductor market a...
Pfeiffer Vacuum introduces HiPace 2800 turbopump for ion implantation applications
07/06/2016Pfeiffer Vacuum has introduced the HiPace 2800 IT turbopump that is designed for ion implantation applications....
NanoFocus AG introduces new inspection system for semiconductors industry
05/31/2016NanoFocus AG, the developer and manufacturer of optical 3D surface measuring technology, introduces the new measuring system µ...