Leveraging 3D packaging technologies: Tessera shares its latest work

(July 30, 2010) — In this video interview, Craig Mitchell, Tessera, comments on 3D packaging and interconnect, speaking with senior technical editor Debra Vogler. The chip industry is using packaging technologies to address miniaturization and density. Materials are posing a challenge.

Mitchell sees copper taking a more important role with better cost and reliability. Flip chips are migrating to finer geometries, and low-k dielectrics are very fragile, prompting a change in interconnect and passivation technologies.

Mitchell also explains Tessera’s recent Cu development, wherein Tessera is working in copper application from substrate up to the die. This minimizes changes to the die side, making use of substrate technology instead.

See more packaging articles and news here: http://www.electroiq.com/index/packaging.html


Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>



Edwards launches new Smart Thermal Management System at SEMICON Europa 2016
10/25/2016Smart TMS helps semiconductor, flat panel display and solar manufacturers improve their process performance and safety by red...
Tektronix introduces Keithley S540 power semiconductor test system
10/19/2016Tektronix, Inc., a worldwide provider of measurement solutions, today introduced the Keithley S540 Power Semiconductor Test System, a ...
Novel Wafer Analyzer for up to 300mm wafer using high speed Raman Imaging Technology
08/08/2016Nanophoton introduces RAMANdrive - a new Wafer Analyzer - for a wide range of applications at semiconductor market a...