Leveraging 3D packaging technologies: Tessera shares its latest work

(July 30, 2010) — In this video interview, Craig Mitchell, Tessera, comments on 3D packaging and interconnect, speaking with senior technical editor Debra Vogler. The chip industry is using packaging technologies to address miniaturization and density. Materials are posing a challenge.

Mitchell sees copper taking a more important role with better cost and reliability. Flip chips are migrating to finer geometries, and low-k dielectrics are very fragile, prompting a change in interconnect and passivation technologies.

Mitchell also explains Tessera’s recent Cu development, wherein Tessera is working in copper application from substrate up to the die. This minimizes changes to the die side, making use of substrate technology instead.

See more packaging articles and news here: http://www.electroiq.com/index/packaging.html

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

NEW PRODUCTS

Dynaloy unveils safer cleaners
11/19/2014In response to evolving industry trends and customer preferences for products with better environmental, health, and safety (EHS) profiles, Dynaloy LLC is launching three...
Entegris' VaporSorb filter line protects advanced yield production
10/21/2014Entegris, Inc. today announced a new product for its VaporSorb line of airborne molecular contamination (AMC) filters. ...
Next-generation nanoimprint lithography technology
10/21/2014EV Group (EVG) today introduced its SmartNIL large-area nanoimprint lithography (NIL) process....