Tighter chip densities tease out litho, metrology weaknesses, says Intel

May 18, 2011 — Janice Golda, Intel, co-led a session at The ConFab 2011 on continued device scaling. EUV infrastructure will be a major topic, as well as transistor challenges. Device and materials options abound, but so does the risk.

Golda speaks with senior technical editor Debra Vogler.

The scaling roadmap will continue along Moore’s Law, scaling down to double density each generation. For 22nm and trigate, litho challenges are similar to what you’d have in other architectures, says Golda. There are more challenges in metrology and inspection, where defects easily hide in complex structures. Golda expects their session at The ConFab to demonstrate the interconnectivity of litho, wafer processing, and metrology challenges, as well as the business side of new technologies.

More from the ConFab:

 

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

NEW PRODUCTS

Dynaloy unveils safer cleaners
11/19/2014In response to evolving industry trends and customer preferences for products with better environmental, health, and safety (EHS) profiles, Dynaloy LLC is launching three...
Entegris' VaporSorb filter line protects advanced yield production
10/21/2014Entegris, Inc. today announced a new product for its VaporSorb line of airborne molecular contamination (AMC) filters. ...
Next-generation nanoimprint lithography technology
10/21/2014EV Group (EVG) today introduced its SmartNIL large-area nanoimprint lithography (NIL) process....