Tighter chip densities tease out litho, metrology weaknesses, says Intel

May 18, 2011 — Janice Golda, Intel, co-led a session at The ConFab 2011 on continued device scaling. EUV infrastructure will be a major topic, as well as transistor challenges. Device and materials options abound, but so does the risk.

Golda speaks with senior technical editor Debra Vogler.

The scaling roadmap will continue along Moore’s Law, scaling down to double density each generation. For 22nm and trigate, litho challenges are similar to what you’d have in other architectures, says Golda. There are more challenges in metrology and inspection, where defects easily hide in complex structures. Golda expects their session at The ConFab to demonstrate the interconnectivity of litho, wafer processing, and metrology challenges, as well as the business side of new technologies.

More from the ConFab:

 

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

NEW PRODUCTS

SEMI-GAS broadens gas mixing capabilities for highly corrosive gases
08/28/2014SEMI-GAS Systems, a provider of ultra-high purity gas delivery equipment, recently broadened the capabilities of its custom Xturion ...
Entegris announces GateKeeper GPS platform
07/15/2014Entegris, Inc., announced last week the launch of GateKeeper GPS, its next-generation of automated regeneration gas purification system (GPS) technology....
Bruker introduces Inspire nanoscale chemical mapping system
07/15/2014Bruker today announced the release of Inspire, the first integrated scanning probe microscopy (SPM) infrared system for 10-nanometer spatial...