IEDM 2011: FinFETs for sub-20nm SoCs

 

At IEDM, there are about a dozen papers doing something with various sub-20nm FinFET architectures. In this one, researchers from GlobalFoundries are describing circuit and device interactions in fully depleted FinFETs for =14nm targeting future SoC applications. [Paper #4.1: Architecting Advanced Technologies for 14nm and Beyond with 3D FinFET Transistors for the Future SoC Applications" (Invited)]

Next slide: Mapping FinFET carrier profiles in 3D


Previous slide: Hynix pushes NAND limits

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>

LIVE NEWS FEED

NEW PRODUCTS

ULVAC launches NA-1500 dry etching system for 600mm advanced packaging systems
03/24/2017ULVAC, Inc. is pleased to announce the NA-1500 dry etching system for 600mm advanced packaging substrates, providing for u...
Astronics Test Systems announces new PXIe test instruments
01/24/2017Astronics Corporation, through its wholly-owned subsidiary Astronics Test Systems, introduced two new test instruments today. ...
Edwards launches new Smart Thermal Management System at SEMICON Europa 2016
10/25/2016Smart TMS helps semiconductor, flat panel display and solar manufacturers improve their process performance and safety by red...