IEDM 2011: InGaAs trigate MOSFET

Here’s one that combines two popular leading-edge chipmaking themes: dipping into the semiconductor material toolbox and 3D trigates. An Intel-led team will unveil trigate FinFET-type quantum well InGaAs MOSFETs with 30nm gates, delivering the best electrostatic performance of any III-V MOSFET. Two key metrics are examined: subthreshold slope and drain-induced barrier lowering. (And a special kudos to lead author Marko Radosavljevic, a fellow Bates College alum.)  [Paper #33.1, "Electrostatics Improvements in 3-D Tri-Gate Over Ultra-Thin Body Planar InGaAs Quantum Well Field Effect Transistors with High-K Gate Dielectric and Scaled Gate-to-Drain/Gate-to-Source Separation"]

Next slide: Solar cell records for CIGS, c-Si


Previous slide: Improve HKMG reliability with better SILC

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

NEW PRODUCTS

Dynaloy unveils safer cleaners
11/19/2014In response to evolving industry trends and customer preferences for products with better environmental, health, and safety (EHS) profiles, Dynaloy LLC is launching three...
Entegris' VaporSorb filter line protects advanced yield production
10/21/2014Entegris, Inc. today announced a new product for its VaporSorb line of airborne molecular contamination (AMC) filters. ...
Next-generation nanoimprint lithography technology
10/21/2014EV Group (EVG) today introduced its SmartNIL large-area nanoimprint lithography (NIL) process....