IEDM 2011: Straining the limits of CMOS with Ge, III/V


Interest is picking up in Ge and III/V as high-mobility channel materials for scaling beyond the Si CMOS roadmap. IMEC researchers take a closer look at a new technique to selectively grow InP layers in submicron STI trenches on Si (001) substrates, using a thin Ge buffer. With "encouraging results" from Ge pMOS, they also describe the need for strain engineering to further boost performance, and new precursor/deposition methods for defect-free GeSn layers. [Paper #13.1, Advancing CMOS Beyond the Si Roadmap with Ge and III/V Devices" (Invited)]

Next slide: Improve HKMG reliability with better SILC

Previous slide: Three 5nm FETs battle in "ultimate device scaling"


Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>


Spectral reflectometer for film thickness measurement
04/08/2014Verity Instruments, Inc. is pleased to announce the availability of its new SP2100 Spectral Reflectometer designed for film thickness measurement f...
New Kimtech Pure G3 EvT nitrile gloves
04/03/2014Kimberly-Clark Professional has introduced a new glove that is designed to provide process protection for the semiconductor and electronics industries....
UVOTECH releases UV-Ozone Cleaning System
04/03/2014Using a UV-Ozone Cleaner, near atomically clean surfaces can be achieved in minutes without any damage to your devices. ...