IEDM 2012 slideshow 02

Scaling for 2D, 3D NAND memory

In an invited paper, researchers from Micron and Intel will discuss scaling directions for 2D and 3D NAND cells. They note that many 2D NAND scaling challenges are addressed by a planar floating gate (FG) cell, which has a smaller aspect ratio and less cell-to-cell interference. This figure compares a wrap FG cell (left) and a planar FG cell (right); the wrap cell is limited by a required aspect ratio of >10 for both the wordline and the bitline direction in a sub-20nm cell. The planar cell eliminates this limitation. (#2.1: Scaling Directions for 2D and 3D NAND Cells" [Invited])

 

A wrap FG cell (left) and a planar FG cell (right).

<<<     PREV      1  2  3  4  5  6  7  8  9  10  11  12  13  14     NEXT     >>>>

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

NEW PRODUCTS

MEMS wafer inspection system from Sonoscan
06/25/2014Sonoscan has announced its AW322 200 fully automated system for ultrasonic inspection of MEMS wafers....
Radiant Zemax announces ProMetric Y series compact imaging photometers
06/18/2014Radiant Zemax, a provider of light and color test and measurement systems, announces the release of the ProMetric Y line of imagin...
Chad Industries will demonstrate world-class flexible automated wafer handling for 450mm wafers at SEMICON West 2014
06/12/2014Chad Industries, owned by Jabil Circuit, Inc., announced today that it will demonstr...