Rapid Defect Indentification with Layout-Aware Diagnosis

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are interested in statistical analysis of volumes of high-quality diagnosis results to determine yield limiters. To be of value for both engineers, a diagnosis tool needs to be

  • Accurate,
  • With high resolution and
  • Meaningful defect classifications.

This Technology Paper brought to you by Mentor Graphics.


Mentor Graphics


Format: PDF
Size: 0.00



To view this White Paper, please log in or register




Register



* Denotes required fields
* Email Address
* Your Password
* Re-Type Your Password
* First Name * Last Name
* Job Title * Company
* Address
Address 2
* City *State/Province
* ZIP Postal Code
* Country
* Phone


Please re-type the text shown below to complete your registration:



By clicking "Submit", you are indicating that you have read and agree with our Terms & Conditions and Privacy Policy.

LIVE NEWS FEED

NEW PRODUCTS

Astronics Test Systems announces new PXIe test instruments
01/24/2017Astronics Corporation, through its wholly-owned subsidiary Astronics Test Systems, introduced two new test instruments today. ...
Edwards launches new Smart Thermal Management System at SEMICON Europa 2016
10/25/2016Smart TMS helps semiconductor, flat panel display and solar manufacturers improve their process performance and safety by red...
Tektronix introduces Keithley S540 power semiconductor test system
10/19/2016Tektronix, Inc., a worldwide provider of measurement solutions, today introduced the Keithley S540 Power Semiconductor Test System, a ...