Experimental Demonstration of Monolithic 3D-IC Technology

Monolithic 3D-ICs

Monolithic 3D-ICs

Sizes of today’s TSVs are in the 5um range. Monolithic 3D technologies offer TSVs in the 50nm range, which allows dense connectivity between different layers in a 3D-IC. In this paper from CEA-LETI, such dense connectivity is shown to provide 55% area reduction and 47% energy-delay product improvement for a 14nm FPGA design. Transistor technologies that allow monolithic 3D integration are experimentally demonstrated.

[12.1. P. Batude, et al., “3D Sequential Integration Opportunities and Technology Optimization”, CEA-LETI (Invited)]

[<<PREV] [1]  [2]  [3]  [4]  [5]  [6]  [7] [NEXT>>]

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>

LIVE NEWS FEED

NEW PRODUCTS

Versatile high throughput SEM from JEOL
11/04/2015JEOL's new JSM-IT100 is the latest addition to its InTouchScope Series of Scanning Electron Microscopes....
Entegris expands CMP filtration technology solutions and research, analytical and manufacturing capabilities
09/04/2015The Entegris filter platform using NMB media now includes the Planargard bulk, Solaris point...
DCG Systems extends circuit edit capability to the 10nm node with the introduction of OptiFIB Taipan
09/02/2015DCG Systems today announces the release of the OptiFIB Taipan circuit edit solution for the most adv...