Experimental Demonstration of Monolithic 3D-IC Technology

Monolithic 3D-ICs

Monolithic 3D-ICs

Sizes of today’s TSVs are in the 5um range. Monolithic 3D technologies offer TSVs in the 50nm range, which allows dense connectivity between different layers in a 3D-IC. In this paper from CEA-LETI, such dense connectivity is shown to provide 55% area reduction and 47% energy-delay product improvement for a 14nm FPGA design. Transistor technologies that allow monolithic 3D integration are experimentally demonstrated.

[12.1. P. Batude, et al., “3D Sequential Integration Opportunities and Technology Optimization”, CEA-LETI (Invited)]

[<<PREV] [1]  [2]  [3]  [4]  [5]  [6]  [7] [NEXT>>]

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

NEW PRODUCTS

MKS introduces the I-Series family of high flow mass flow controllers
02/25/2015MKS Instruments, Inc., a global provider of technologies that enable advanced processes and improve productivity, has introduced th...
TMC introduces stage-base 450 with voice coil technology
02/10/2015TMC, a developer of high-performance vibration and motion cancellation technology, has introduced Stage-Base 450, its next generation of frame-m...
Entegris launches Dispense System optimized for 3D and MEMS applications
02/03/2015Entegris, Inc. announced the latest addition to its IntelliGen family of two-stage dispense technologies used in microelectronic...