Surface Cleaning and Preparation

Wet cleaning remains the most applied process step in semiconductor device manufacturing to achieve acceptable yield during continuous downscaling. Traditionally, cleaning process challenges are focused on the removal of particulate, metallic and organic contamination and the removal or growth of thin passivating films. These processes are typically based on the know-how of classical silicon processes, from which a large portion was transferred over the last years from batch to single wafer process tools. This transfer was also driven by the transition to larger wafer sizes, demanding additional efforts regarding uniform wafer processing and effective substrate wetting and drying. Furthermore, the downscaling introduces new device geometries and materials different from silicon.

This introduction requires the development of new critical and selective cleans tackling galvanic corrosion, pattern collapse both in FEOL and BEOL process steps.  An additional challenge is that the reduction in device size and an increase in device topography makes the removal of small particles even more challenging.

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

One thought on “Surface Cleaning and Preparation

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <s> <strike> <strong>

LIVE NEWS FEED

NEW PRODUCTS

Versatile high throughput SEM from JEOL
11/04/2015JEOL's new JSM-IT100 is the latest addition to its InTouchScope Series of Scanning Electron Microscopes....
Entegris expands CMP filtration technology solutions and research, analytical and manufacturing capabilities
09/04/2015The Entegris filter platform using NMB media now includes the Planargard bulk, Solaris point...
DCG Systems extends circuit edit capability to the 10nm node with the introduction of OptiFIB Taipan
09/02/2015DCG Systems today announces the release of the OptiFIB Taipan circuit edit solution for the most adv...