Insights From Leading Edge


IFTLE 293 Sarda Voltage Regulators; ECTC 2016 – Copper Pumping; Copper Pillar on Embedded Trace

By Dr. Phil Garrou, Contributing Editor

Sarda Heterogeneously Integrated Power Stage

Sarda, UTAC and AT&S announced at the recent Int Symp on 3D Power Electronics, Integration and Manufacturing Symposium that they would be using UTAC’s “3D SiP” technology (based on ECP technology from AT&S) to deliver small, fast voltage regulators for use in data centers.

Sarda’s Heterogeneous Integrated Power Stage (HIPS) technology replaces Si switches with GaAs switches in voltage regulators which reportedly increases switching frequency by 10X, improves transient response by 5X and reduces size by 80%. This in turn can reportedly reduce data center power consumption by 30%.

Sarda

Continuing our look at the 2016 ECC presentations:

 

Osaka Fine Feature Electrodeposition Res Center – Copper Pumping

Kondo from the Fine Feature Electrodeposition Research Center in Osaka discussed his solutions for copper pumping. We have known for years that the use of silicon vias (TSVs) causes copper extrusion during copper annealing due to the mismatch of the thermal expansion coefficient of Cu and Si. This extrusion can cause damage to the interconnect above it, as shown in the figure below.

Beyne and co-workers at IMEC developed a solution for avoiding this damage by annealing the TSV at >425 °C and then CMP’ing the resultant copper protrusions before building the layers of on chip interconnect.

Kondo 1

The Small Feature Electrodeposition Lab has now reportedly developed an additive “A”, which restricts the copper pumping phenomena and thus eliminates the need for CMP. A comparison of pumping with and without additive A at 450°C is shown below.

Kondo 2

Pumping at 450°C (a) room temp; (b) without additive “A” at 450°C ; (c) room temp ; (d) without additive “A” at 450°C

 

The resistivity of electrodeposited copper TSV after 450℃ annealing for the wiring is only 1.09x that of conventional electrodeposited copper.

Initial investigations of the mechanism of this reaction point to 100nm carbon deposition into the triple point of the copper grains which causes unit cell contraction upon annealing .

Amkor – Copper Pillar on Embedded Trace

The continuing push toward miniaturization in both planar & stack-up dimensions, has driven the use of chip-scale packages (CSP) in consumer microelectronics.

The state of the art method for joining die and substrate is currently using solder-capped copper pillars. The pillar and solder are previously plated onto the die through wafer level processing. The advantages of copper pillar technology have been well documented and include greater reliability by inhibiting electromigration , as well as enabling fine pitch interconnects.

There have also been advances on the substrate side where thinner packages are the goal. One

enabling technology has been the development and use of Embedded Trace Substrates (ETS), where the top-layer metal is embedded into the dielectric material instead of being deposited on top of it. This results in a near-planarity of the dielectric material and the top-layer of metal as shown in the figure below.

amkor 1

The advantages of ETS include a lower profile, potential layer reduction and reportedly lower cost. Substrate manufacturing costs and stack-up height are both reduced due to the absence of a core material. Layer reduction can take place due to removal of restrictive core-layer design rules.

Warpage is a real concern in the assembly of packages with ETS, but for applications where warpage can be properly managed, the combination of copper pillar bonding on ETS offers low-cost, thin solutions for packaging advanced devices.

While the near-planarity of metal traces with the surface of the substrate in ETS is effective at reducing the risk of bump-to-trace shorting, there is a corresponding increase in the risk of electrical opens especially as L/S shrinks. Amkor has developed a model to test for interconnection reliability between copper pillar bumps and ETS bond pads, based on design parameters and in-process variables. The critical recess depth of the ETS bond pad is identified as a key parameter linked to interconnection success. Reducing the risk of non-wets requires attention to design and processing during substrate manufacturing, bumping, and assembly.

For all the latest on 3DIC and other advanced packaging stay linked to IFTLE…

 

IFTLE 292 New Fab Construction? Look to China; Rumors from ECTC: InFO — ASE — DECA

By Dr. Phil Garrou, Contributing Editor

Fab Construction Declining, New Construction be mainly in China.

Over the last few years, IFTLE has detailed the slowdown in scaling which is leading to the construction of fewer and fewer latest node fabs. We have also noted that this maturity of our industry has led to the consolidation trend that has been so prevalent the past few years.

Peter Clarke of EE Times Europe recently reported the latest SEMI data on new fab construction [link]. They predict 19 wafer fab starts in 2016 and 2017 and predict that China, will be responsible for more than half of them. This is a low total number by historical standards consistent with our trend of slowdown.

(12) of the fabs are 300mm, (4) are 200mm, and the (3) LED fabs are 150mm, 100mm, and 50mm respectively. Activity in the 3D NAND, 10nm logic, and foundry segments is expected to push equipment spending up 1.5% globally vs 2015. Fab equipment spending declined by 2 percent in 2015. SEMI lists a probability 60% or higher for these predictions but admits that some may be delayed.

fabs 1

The heavy participation by China is also consistent with IFLE noting that China would be the Wild card when it comes to future IC production (see “IFTLE 238 ASE & the Apple watch, ASE / TDK JV; China: the Wild Card” [link]).

SEMI estimates far more manufacturers are looking at fab upgrades or facility conversions as shown in the table below. IFTLE agrees that this is likely the way of the future.

fab 2

Continuing our look at the 2016 ECTC

Wafer Level Integrated Fan Out Packaging (InFO) – TSMC

TSMC’s InFO

TSMC’s InFO

IFTLE has stated over and over that the front end practitioners are paying more and more attention to packaging because they understand that it is the future way of customizing a circuit and could have more value in the long run than further scaling. (At least till the CMOS replacement is found sometime in the future). This was never made clearer than by the rumors that TSMC had been selected as Apple’s exclusive manufacturer for this year’s A10 chip expected to power the iPhone 7 and new iPad models. “The new chip is expected to use a 16nm process combined with a new InFO packaging, which allows chips to be stacked on top of each other and mounted directly to a circuit board, instead of onto a substrate first, reducing both the thickness and the weight of devices. Apple is rumored to be TSMC’s first customer to use InFo.”[link]

In fact it is likely that this was also a main motivation for Samsung EM’s recent announcement that they would be entering the FO-WLP business by the end of the year.( see IFTLE 291 : “Samsung EM enters FO-WLP Packaging Mkt…” [link] ).

Session 1 paper 1 at the 2016 ECTC was a TSMC paper on InFO by Doug Yu and his team at TSMC. Up until a few years ago, Doug had been the key technology Mgr developing the latest front end copper low K interconnect for each succeeding scaling generation at TSMC. He now runs 2.5D and wafer level packaging like InFO…does that tell you anything ? I think it does.

Since they first indicated that InFO was on their radar , ~ 2012, TSMC has focused on presenting comparative data showing the better performance that InFO would deliver vs other options. This latest paper continues in that venue comparing the form factor and performance advantages of InFO PoP over std FC-PoP. What’s been missing from the InFO presentations has been any detail on the process flow. (see IFTLE 261: “….The info on InFO…” [link].

In IFTLE 261, we reported on a rumored InFO process flow which consists of (1)copper pillar plating on the die,(2) die placed face up on tape, (3)molding to generate reconstituted wafer, (4) polish down to reveal tops of pillars, (5) RDL processing on this polished surface. The capability for finer features than standard fan out packaging comes from the more planar starting surfaces and better control of the photo processes.

A prevalent rumor going around ECTC is that ASE will become the second source of InFO technology for the industry. Does this make sense ? Well ASE is known to be a preferred partner for TSMC packaging and ASE has won its own Apple contracts for supplying SiP for the Apple watch (see IFTLE 238: “ASE & the Apple watch…” [link]). So yes I’d say this is plausible.

In addition ASE and DECA have just announced that ASE has licensed the DECA FO technology and will be putting in a line to manufacture it. [link]

Is it logical that ASE is about to scale up two different fan out packages at the same time ?…..probably not.

It is more logical if the TSMC process and the DECA process are similar enough that this really constitutes only ONE line for both products.

The DECA process flow (as published in the 2013 IWLPC) is shown below.

DECA

DECA Process Flow

Enough said…

For all the latest on 3DIC and advanced packaging stay linked to IFTLE…

IFTLE 291 Samsung EM enters FO-WLP Packaging Mkt; Mold Cmpd Free FO-WLP for Sub MM ICs

By Dr. Phil Garrou, Contributing Editor

Samsung Electro-Mechanics launches IC packaging business

Reports are that Samsung EM (Electro-Mechanics), part of the Samsung Group, is entering the integrated circuit packaging business [link]

Samsung Electronics system LSI and Samsung Electro-Mechanics will join forces to staff the project and launch the business. They will transform current LCD assembly lines in Cheonnan KR into IC packaging lines. It is unclear whether they have developed full panel processing capability which many packaging OSATS have been trying to accomplish, or they will work in smaller formats.

Certainly their goal is to supply both Samsung and win the business of smartphone makers, like U.S.-based Apple. Apple recently gave a large order to Samsung’s competitor TSMC who will be using their InFO based FO-WLP packaging technology in Apples next smartphone.

Samsung EM has announced that they will be packaging power management ICs with Fan-out Wafer Level Package (FO-WLP) in their new factories.

IFTLE speculates that Samsung EM, a major provider of high density substrates also saw that FO-WLP was going to, or already has, begun to eat into their high density substrate business since FO-WLP can do the same job at a lower cost.

Plans are for the packaging factories to be operational in the first half of 2017.

Continuing our look at the 2016 ECTC

X-Celeprint & RTI Int Propose FO-WLP Free of Mold Compound for sub mm ICs

Closing out the morning for the “Advances in Fan Out Packaging” session at the 2016 ECTC, Matt Lueck of RTI Int discussed the results of their joint program with X-Celeprint.

A common aspect to all fan-out packaging is the requirement to physically assemble devices into dispersed arrays, often called reconfigured wafers, which provides the real estate needed to fan-out. Devices made in sub-mm chip sizes can impose cost and performance challenges to FO-WLP using serial pick-and place assembly technologies. RTI and X-Celeprint joined forces to develop a fan out package for sub mm IC using the X-Celeprint massively parallel assembly technology called micro transfer-printing, which is well-suited for handling very thin and fragile devices.

In their micro transfer-printing technology a polymer layer is first applied to the substrate before the assembly process, and the devices are assembled in a face-up configuration. Following the formation of the reconfigured substrates, conventional redistribution layer (RDL) and solder ball processing was performed. Two different photoimageable spin on dielectrics, HD4100 PI and Intervia 8023 epoxy,

were used as the RDL dielectrics. The fan-out package contains no molding compound and is made using standard wafer-level packaging tools.

There are potential benefits from fan-out packaging strategies that do not require molding compound. The process described here does not suffer from the “die drift” that occurs during compression molded fan-out packaging which often requires special adaptive alignment techniques. It also does not suffer from the wafer and package warpage that can occur in molding compound based fan-out packages.

Micro-transfer printing was used to assemble reconfigured wafers of devices (80um x 40um chips with a redistribution metal and six contact pads), onto 200mm wafers. After assembly, they undergo a standard wafer level redistribution and bumping process. The final fan-out package pitch on the 200 mm wafer is 1.4mm x 1.0mm with six 250 μm solder bumps. The fan-out packages were assembled and reflowed onto FR4 test boards.

In the figure below shows (A) the chiplet source wafer after partial removal of chiplets with the elastomer stamp; (B) a completed fan out package before solder ball placement; (C) close-up of the interconnect to the chi pads; (D) Final FO-WLP

WLP

 

Initial yields are reported to be 97%.

Two PCB test vehicles populated with 60 die each were built for thermal cycle testing. The board level thermal cycle testing was run under -40°C to 125°C. None of the die showed more than 0.2 ohm change in average resistance.

For all the latest in 3DIC and other advanced packaging, stay linked to IFTLE…

IFTLE 290 ASE / SPIL: The Struggle Continues; UMD’s Pecht Wins IEEE Packaging Field Award

By Dr. Phil Garrou, Contributing Editor

More on the ASE / SPIL “holding company”

In IFTLE 289, I described the formation of a holding company to reach a peaceful merger of ASE and SPIL. After a week at the recent ECTC, I have concluded that maybe the merger will not be so peaceful after all. Rumors abound that SPIL is still not a happy camper.

While both sides are awaiting legal Oks, reportedly from Taiwan, China and the US, I hear that the holding company board will be composed of 14 members. 9 will be from ASE, 2 from SPIL and 3 from the outside. Hummm…….still sounds like an acquisition to me. Wonder who will be running the show in this operation? If anyone feels that is not correct, feel free to comment.

No Resisting Consolidation

My blogs on consolidation in the Microelectronics industry started way back in the predecessor to IFTLE, perspectives from the leading edge or PFTLE, which ran for > 3 years in Semiconductor International. When I saw AMAT making acquisitions of back end of line equipment companies it became clear that consolidation was underway.

In IFTLE 195 (June of 2014), I explained the 4 stages of a Business cycle as discussed thoroughly in the Harvard Business Review. These stages have held true throughout history for planes, trains and automobiles and every other industry that has ever existed on this planet. Microelectronics is no exception, it is not beyond the control of the basic laws of economics.

The best examples of this in our industry has been DRAM and hard disk drives. They have run their course and arrived at stage 4 of the business cycle where the top 3 companies claim 70-90% of the market. It was inevitable and it happened.

Our growth rate for many segments of the industry are now following the GDP (i.e we are a mature industry in stage 4 of the business cycle) as shown in the IC Insights slide presented at the recent IMAPS Device Packaging Conference. IC growth is now 96% in correlation with GDP.

consolidation 1

 

The 4 stages of the business cycle notes that growth for stage 4 companies must come from spinning off new businesses or buying into aligned fields. In our case that may be the front end buying up the back end and/or foundries buying up the “lucrative segments” of the packaging industry. This will also hold true for materials and equipment suppliers, conferences and everything else in our microelectronics infrastructure.

Supplier consolidation was evident at the ECTC exhibits this past week. Going past the Dow Chemical, Dow Corning and HD Micro booths it struck me that next year there may be only be one booth and probably fewer attendees from the newly merged company (assuming the legal hurdles are met). While Dow Corning (the JV between Dow and Corning Glass) was included in this merger of equals, it is currently unclear what happens to HD Micro (the Hitachi Dupont PI JV) . While Dupont and Hitachi were never really competitors in the rest of their electronics business, Hitachi and Dow are (mainly through the R&H operation now part of Dow). So will Hitachi or Dow/Dupont buy out the HD JV ?? or will it just stay as it is?? No one seems to have that answer.

ECTC 2016 the 66th ECTC

HuffmanAlan Huffman of RTI Int. presided as the General Chair of the 66th ECTC Conference in Las Vegas week before last. The ECTC Conference is the flagship conference of the Components, Packaging and Manufacturing Technologies (CPMT) society of IEEE. That name is a mouthful that none but the members really understand. Many favor a simpler name like the “Electronics Packaging Society”, which, at a high level, really fully describes what it is. This Conference is the undisputed leader in all things packaging. While most other conferences struggle to get the number of presentations necessary to put on their shows, ECTC routinely turns away > 50% of submissions. If you want to know what’s going on everywhere in the world, in electronic packaging, this is the place to be.

It was started the year after I was born and had been jointly owned by IEEE CPMT and the EIA (Electronic Industry Association) till Bill Chen and I, under our CPMT Presidencies bought out the EIA. That’s was a deal that we both are very proud of. It is certainly our legacy to the organization.

Anyway, this years 36 sessions, courses and exhibits covered the entire Microelectronic packaging infrastructure. I will be sharing what I consider key presentations with you for the next few weeks.

2016 CPMT Field Award – Michael Pecht UMD

PechtThe highest award honoring technical achievement in electronic packaging is the IEEE Components, Packaging and Manufacturing Technology Society Award – an IEEE Technical Field Award, sponsored by the CPMT Society and administered by the IEEE Awards Board. Past winners include Rao Tummala, CP Wong, John Lau, Herb Reichl, Avi Bar-Cohen, George Harman, Demitri Grabbe and Paul Totta. If you don’t know who any of these leaders are, you need to do more reading in the area. This year’s winner is Michael Pecht from Univ. of Maryland where he runs the Center for Advanced Life Cycle Engineering and has been a leader in physics-of-failure based electronic reliability. IFTLE salutes Professor Pecht who truly belongs in this elite group.

For all the latest in 3DIC and other advanced packaging, stay linked to IFTLE…

IFTLE 289 ASE / SPIL: A Non-Hostile Resolution; IMAPS Polymers Conf Part 2

By Dr. Phil Garrou, Contributing Editor

ASE & SPIL find a non hostile Solution

When the ASE acquisition of SPIL stock began last year, I labeled it as a hostile takeover despite ASE’s pronouncements that it was not. Certainly we have seen SPIL resisting this acquisition. Last week, it was announced that they have found a non hostile solution where they will be joined through a new holding company. Under the holding company, SPIL and ASE conduct their own business/operations Independently as now. [link]

The deal creates a holding company that will list in Taiwan and the United States, with current securities of ASE and SPIL being delisted. Each will retain its management and staff. All working conditions, benefits etc remain unchanged. Both companies have one month to approve the deal, subject to the regulatory approval, most critical is the anti-trust examination from Taiwan, China, and USA governmental agencies.

Continuing our look at the IMAPS Polymers Conf.

Merck – Photoresists for Fine Line RDL

Toukhy of the old AZ group (now Merc performance materials) looked at photoresist development for fine RDL Applications.

They see future requirements for fine line RDL as:

– continued demand for thick uniform resist films

– higher resolution, aspect ration and vertical profiles

– improved focus latitude and process window

– chemical resistance to plating solutions

– longer allowed post exposure delays

– eliminate or reduce post exposure bake sensitivity

Conventional resist platforms are usually either chemically amplified or DNQ based. Positives and negatives are shown below:

Merck 1

 

Their product lineup includes:

Merck 2

 

Toray – Wafer Level NCF

Tomikawa of Toray looked at new non conductive films for their collective bonding process. Toray NCF has been used in HVM since 2010 on application processors and graphics ICs. The standard process flow is shown below:

Toray 1

A close up of flip chip bonding solution is shown below:

Toray 2

 

Assembly could be speeded up considerably as the chips could be pick and placed and then gng bonded with a single heat treatment as shown below.

Toray 3

Toray has developed a NCF for gang bonding that shows not voids and passes TCT (temp cycling testing).

Dow – BCB laminate film

With the upcoming merger of Dow Chemical, DuPont and Dow Corning (pending Govt approval) I wonder what will be the disposition of HD Micro, which provides a majority of the PI and PBO market? Will PI, PBO and BCB all be coming from the same company in the future? Just one of the questions that consolidation brings to our industry.

O’Connor of Dow Electronic Materials addressed the use of photo BCB film for Advanced packaging.

The old R&H group has developed both solvent (14-P005) and aqueous (16P-008) developable BCB dry film with enhanced flexibility, elongation and fracture toughness.

Processing and properties are shown below:

dpw 1

 

dow 2

 

Chip level reliability testing is underway.

For all the latest on 3DIC and other advanced packaging, stay linked to IFTLE…

IFTLE 288 Consolidation on the Conference Circuit: 2016 IMAPS Polymer Conf

By Dr. Phil Garrou, Contributing Editor

Conference Consolidation under IMAPS

Recently, consolidation has hit the conference circuit, much the same as it has hit the corporate world. The 2016 IMAPS Polymers Conference which we will discuss below focuses, as you might imagine, on the use of polymers in microelectronics. It has been a biennial conference sponsored 15X by DuPont and was held in Wilmington DE. It was acquired by IMAPS and for now continues to operate at the Wilmington location.

IMAPS has also acquired the RTI 3D ASIP Conference. As you may know, 3DASIP is the longest running 2.5 / 3DIC conference focused on commercialization and infrastructure. The IMAPS supported 2016 meeting will be held December 13-15th, at the Marriott San Francisco Airport Hotel in Burlingame, Ca. As in years past, all presentations will be invited.

Continuing in the technical direction that was started last year, 3D ASIP will grow its focus on not only 2.5 and 3D IC, but other competitive high density packaging technologies that are being developed. With the ending of the Ga Tech interposer conference they have asked Corning to join the polymer conference and provide a session on the status of this technology.

The US Technical Chair will be Alan Huffman from RTI, the European Chair will be Mark Scannell of Leti and the Asia Chair will be Mitsu Koyanagi of Tohoku Univ.

There will be two AM tutorials, plenary presentations to start off each day and (8) sessions structured and developed by 8 “topic leaders” who will develop their 3 or 4 paper sessions and serve as session chairs.

IMAPS 17th Symp on Polymers for Microelectronics.

Continuing in the Winterhaven DE site that has held these meeting for many hears, the conference was spearheaded by a 6 person steering committee and a 6 person advisory board.

Yole Developpement

Amandine Pizzagalli of Yole gave a nice presentation on the use of polymers in advanced packaging platforms. The following generic packaging slide first breaks down technology options into leadframe packages vs substrate based and non substrate based packages etc. Another conclusion from this slide which John Hunt made in a later talk was that ALL packages are fan out except wafer level packages.

yole 1

Their wafer count forecast shows that while fan out shows the strongest growth rate, FC based packaging is responsible for > 75% of all adv packaging wafer count through 2020.

yole 2

Yole’s 2015 marketing study shows that PI accounts for ~ 63% of dielectric usage in advanced packaging.

yole 3

ASE – Fan Out Packaging

In the fanout panel packaging session John Hunt of ASE made the point that while fan out today has taken the connotation of “eWLB” packaging, it truly has been around forever since all packaging except wafer level is fan out including all leadframe and substrate packaging. He showed the following chart for ASE fan out package offerings ad noted that ASE like many others were focusing on panel level processing to attempt to cut costs.

yole 4

 

For all the latest on 3DIC and other advanced packaging, stay linked to IFTLE…

IFTLE 287 SMIC Ups the Ante on Packaging; IMAPS DPC 2016 part 4; SiP, Sputtered Cu Shielding and Si TF Caps

By Dr. Phil Garrou, Contributing Editor

SMIC Ups Ownership in JCET

Following the lead of global foundry leader TSMC, SMIC, in two separate moves has put an additional $0.5B into JCET (Jiangsu Changjiang Electronics Technology), mainland China’s largest semiconductor packaging assembly and test business, uping their ownership position to $14.25% and making it the biggest shareholder in JCET. [link].

SMIC used a straight cash investment and it’s subsidiary SilTech Shanghai which agreed to sell to JCET its 19.61 per cent equity interest in semiconductor packaging and test services company Stats ChipPac in exchange for JCET shares. SilTech, JCET and the China IC Industry Investment Fund jointly acquired Stats ChipPac in 2014.

With TSMC and SMIC moving into packaging (as IFTLE has predicted for years) it will be interesting to watch for the response from GlobalFoundries and or UMC.

Continuing our look at the IMAPS Device packaging Workshop

ASE – SiP

Bill Chen’s plenary presentation on SiP contained a nice section on WLP (or WLCSP as it used to be called). IFTLE has recently pointed out that WLP should end up being a very important package for IoT which need very small forma factor and very low cost. [ see IFTLE 268 IMAPS 2015 Part 1: A Comeback for WLP in IoT]

I admit to being very partial to the WLP package since I spent many years in the 1990s working with FCT and Unitive as they created the package and made it an industry standard.

Chen points out that the WLCSP of the 1990s paved the way for may other WL packages as shown below.

ASE 1

Based on Yole data, Chen estimates that todays leading edge smart phones contain ~ 35% WLCSP.

As technology developed to apply WLP to larger and larger die more applications came into reach and more I/O ae available at the same pitch as shown below.

ASE 2

IPDIA

Bunel of IPDIA discussed their “Low profile flip-type or embedded Silicon Capacitors in high speed decoupling and broadband filtering”. Communication applications are requiring compact capacitors with large capacitance and low impedance.

IPDIA silicon capacitor technology is based on the structure shown below which can be built in thin film technology with very low profile.

Ipdia 1

It is compared to a std MCC (multilayer ceramic) cap below.

ipdia 2

The silicon caps are thinner and have a smaller footprint than standard MLCC caps.

The main take away of this paper is that the insertion loss at frequencies above 15GHz is dependent on the environment and the mounting parameters. The comparison between the Silicon capacitor and the MLCC shows that on top of the performances required for the UWBB capacitors, the Silicon capacitors offer a combined solution of low profile, high capacitance and low ESR/ESL to meet the requirements in decoupling applications.

Amkor

Amkor discussed sputtered copper vs metal can shielding for cell phone components. They contend sputtering is a lower cost smaller footprint solution.

amkor

 

The process flow is shown below.

amkor 2

 

Excellent shielding effectiveness is achieved, mostly above 30 dB, up to12 GHz for far field and up to 6 GHz for near field, and low frequency from10 MHz-100 MHz. Amkor recommends 3 μm sputtering copper solution for best shielding performance and lowest cost.

Hope to see a lot of you in a few week at the ECTC conference in Las Vegas.

For all the latest on 3DIC and other advanced packaging, stay linked to IFTLE…

IFTLE 286 IME Forum; IMAPS DPC 2016 part 3: IMEC Assembly Challenges for 2.5/3D

By Dr. Phil Garrou, Contributing Editor

IME Forum

In late March IME held an industry forum in Singapore to discuss “High Density WLFO WLP for next gen mobile 2.5D/5G Systems” Of special interest was their process flow for PoP package constructed from a FOWLP as shown below. This is a chips last FOWLP assembly with access to the top surface by TMV (through mold vias) and subsequent formation of stacked memory as the upper PoP level.

IME

Continuing our look at the 2016 IMAPS Device Packaging Workshop

IMEC – Assembly and Packaging Challenges for 2.5/3D

IMEC addressed assembly and packaging challenges for 2.5/3D. One the main changes we will see moving from 50um to 10um micro bump pitch will be the move from solder ball reflow to thermo-compression bonding.

imec 1

This will require the use of pre applied underfill to insure:

  • Mechanical connection (adhesion)
  • Protection of joints and chips during operation

Two types of pre-applied underfill are available:

  • No-flow underfill (NUF) – dispensed on bottom die
  • Wafer-level underfill (WLUF) – applied on top wafer

imec 2

If the TCB is done to quickly, heavy voiding results. A comparison of NUF and WLUF (which IFTLE sometimes calls WUF) is given below.

imec 3

The process flows for NUF and WUF are compared below.

imec 4

Amkor moves SWIFT and SLIM into Mass Production

Anyone questioning whether Amkor would move their high density TSV-less packaging technologies SWIFT and SLIM into HVM should question no more following their announcement that they have teamed with Cadence and will be releasing PDK for these technologies.[link]

For all the latest on 3DIC and other advanced packaging, stay linked to IFTLE…

IFTLE 285 2015 Foundry Sales; IMAPS DPC 2016 Part 2: Rumored Chinese takeover targets; Low Cost TCB?

By Dr. Phil Garrou, Contributing Editor

For those of you who haven’t seen the latest IC Insights list of 2015 foundry players, I have reprinted it below. TSMC is the leader with $26.4 billion in sales. TSMC sales were over 5x that of # 2 ranked GlobalFoundries (even with the addition of IBM’s chip business in the second half of 2015) and ~12x the sales of # 5 SMIC.  There are now only two IDM foundries in the ranking namely Samsung and Fujitsu. Without Apple, TSMC’s foundry sales would have declined by 2% last year and without the addition of IBM’s sales in the second half of last year, GlobalFoundries’ sales would also have declined by 2% in 2015. The top 13 players now account for 93%of all foundry sales. As everyone now understands, more consolidation is to come….get ready for it.

IC Insights 1

Continuing our look at presentations form the 2016 IMAPS Device Packaging Conference

In the IMAPS Global Business Council session, Bill McClean of IC Insights updated the attendees on recent IC trends including recent moves by Chinese entities to acquire a position in the global IC Industry. [ see IFTLE 238 ASE & the Apple watch, ASE / TDK JV; China: the Wild Card ]

In addition to the list below, he lists the following as rumored full or partial acquisition targets by Chinese entities: AMD, GlobalFoundries, MediaTek, Micron, Qualcomm, Renesas, SK Hynix, SPIL, TSMC and Toshiba.

IC Insights 2

 

JECT (STATSChipPAC)

The STATS presentation on SiP contained the following interesting slide depicting technologies vs applications overlaid on required L/S.

JCET 1

K&S

Strothman of K&S gave a presentations covering process options for low cost thermo-compression bonding (TCB). Stacked memory products are the highest volume products assembled today using TCB.

  • Micron HMC assembled on laminate with C2S (chip to substrate)TC bonders
  • Hynix HBM assembled on interposers using C2W (chip to wafer) bonders

Process options are shown below:

KNS2

The cost of TCB becomes competitive with mass reflow bonding at high UPH.

KNS 1

 

Thus the question becomes how to achieve high UPH. Two key approaches can improve process UPH

  • Reduce temperature excursions for the bond head
    • Enable higher die transfer temperature
      • TC-CUF flux dip requires lower bondhead temp
      • TC-NCF needs lower transfer temp to prevent film damage
    • Hot touch down for TC-CUF
  • Remove sequential process steps
    • Flux dip process for each die adds time

KNS reports an optimized process through reduced temperature range and higher die transfer temp resulting in TC-NCF process at 2000 UPH and TC-CUF process at 2500 UPH significantly reducing overall costs.

For all the latest on 3DIC and other advanced packaging, stay linked to IFTLE…

IFTLE 284 IMAPS DPC 2016: Amkor and Global TSV in Manuf; Leti Stacking of Caps

By Dr. Phil Garrou, Contributing Editor

The IMAPS Device Packaging Conference was once again held in March in Arizona. Here is a look at some of the more interesting papers from the conference.

AMKOR – 2.5/3D Readiness

In Amkor’s presentation on 2.5/3D readiness, the following slide showing product qualifications was of special interest.

amkor 1

 

2.5D & 3D product qualification data is shown below:

amkor 2 amkor 3

 

GlobalFoundries TSV Readiness

GlobalFoundries TSV technology is qualified and ready for HVM ramp for all <28nm nodes Fab 8. Std TSV size is typically 5 x 55um.

Thermo-compression bonding is used for assembly.

  • First, thin TSV die bonded chip to substrate (CoS) using non conductive paste (NCP)
  • Top dies then bonded chip to chip (CoC) during 2nd bond on top of first stack
  • TC-NCP process is used to minimize stress on ULK layers during cool down

GF 1

Warpage characterization is critical during design and reliability phase of development along with production yield improvement.

  • 3 different backside passivation layers were assessed in terms of impact of film stress on warpage
  • Backside passivation film stress does not play a big role in overall package warpage
  • Top Die Thickness impact on warpage
  • Package level warpage in the order of 125um was measured at peak temperature for 100um thin top die
  • With 260um thick top die package warpage was reduced to 80um at peak temperature
  • Packages with 100um top die and thus increased stress / warpage clearly showed cracks appearing in the Cu pillar joints. Thus higher warpage clearly leads to degraded electrical performance of copper pillars in the corners of the package

CEA Leti

While most of us were focused on 3D stacking of memory chips, CEA Leti was studying the stacking of capacitor chips. Using the PICS capacitor technology of IPDIA, Leti demonstrated that a smaller thin film cap footprint could be achieved if silicon caps are stacked and connected in parallel.

leti 1

Several attacking technologies are proposed including TSV and more traditional WB.

leti 2

Various packaging solutions are presented including a molded version (shown below) but IFTLE strongly disagrees the inference that such packages can withstand near 400C since IFTLE has expressed many times that thermal stability needs t be determined from isothermal TGAs NOT ramp TGAs like the one show. Ramp TGAs tend to highly exaggerate the thermal stability of the samples in question, for instance epoxy mold compounds are NOT stable at anywhere near 400C.

leti 3

For all the latest on 3DIC and other advanced packaging, stay linked to IFTLE…