III-V MOSFETs: beyond silicon technology
It is widely expected that around the 11-15nm technology node, strained silicon may run out of steam and alternative channel materials will be required to achieve the low power performance targets set out in the International Technology Roadmap for Semiconductors (ITRS) . While several grand challenges must be overcome to realize III-V nMOS incorporation in future CMOSFETs, this article addresses three of the most important; improvement of high-k/III-V interface, down selection of junction technology, and co-integration for VLSI using a manufacturable process flow on a silicon platform.
Richard J.W. Hill, Jeff Huang, Joel Barnett, Paul Kirsch, Raj Jammy, SEMATECH, Austin, TX USA
Traditional silicon MOSFET scaling has driven the majority of the semiconductor industry for the past four decades. In recent years, new materials and processes have been introduced to maintain pace with Moore's law. High-k gate dielectrics are in volume production and stressor technology is extending the performance of the silicon channel to its limits. III-V materials are widely regarded as leading candidates to fill the nMOS performance gap with both III-V and Ge-based channels being considered for the pMOS device [2,3].
|Figure 1. nFET 15nm technology generation key dimensions and module targets.|
Figure 1 provides a representation of a possible 15nm technology generation nFET. It has a high mobility III-V channel, enabling high performance at low supply voltage. The wide band-gap barrier gives ultra thin body like immunity to short channel effects by improved electrostatic control over the bulk architecture. Heterointegration on a silicon platform is required for III-V integration to be cost competitive.
As III-V materials lack a good native oxide interface, a great deal of research is focused on decreasing high-k III-V interface states. Additionally, there are several other concerns associated with high-k dielectrics. These include Coulomb scattering from bulk oxide charges and interface fixed charges, surface roughness scattering, remote phonon scattering, and dielectric charge trapping associated with reliability problems. These issues need to be understood and addressed concurrently. SEMATECH has investigated:
• the impact of manufacturable ex situ and in situ high-k/higher-k dielectrics;
• conventional process routes and materials such as HfO2, ZrO2, Al2O3 by manufacturable atomic-layer-deposition (ALD) to form quality gate stacks;
• engineering the high-k-channel interface by several means including evaluation of bi-layer schemes to address the dual targets of thin EOT and low Dit;
• defect states and their influence on device properties via detailed electrical and physical characterization and helped in the development of schemes to passivate/eliminate these defects.
|Figure 2. a) EOT-Jg of high-k/ In0.53Ga0.47As MOS capacitors in comparison with high-k/Si and polySi/SiO2/Si MOS devices; b) TEM cross-section of InGaAs/ALD ZrO2, Al2O3 and LaAlO3 interfaces with mid-gap Dit.|
More specifically, we have addressed key gate stack issues including: a) EOT scalability for high performance and electrostatic control with acceptable leakage current (Fig. 2a Jg ~1A/cm2 @ CET = 1nm), this meets the basic EOT-Jg requirements of a good insulator; b) understanding the source and impact of charge trapping by the insertion of either a LaAlO3 or Al2O3 inter-layer, which reduced the mid-gap Dit by ~5x (Fig. 2b and c) thermal stability on InGaAs [4,5]. The transmission electron microscopy (TEM) images of various ALD gate stacks on InGaAs are shown in Fig. 2b and confirm that the interface is atomically sharp and smooth.
In addition to the architecture of the gate region, considerable effort is also ongoing to select the best ohmic contact and junction technology. The physical properties of III-Vs are such that implanted junctions and salicide that have served silicon so well may not be suitable for compound semiconductors. In addition to the challenges that silicon ultrashallow junctions face, implantation of III-Vs suffers from a number of issues including: lower maximum activated doping density, loss of stoichiometry due to preferential group V evaporation, and difficulty in recovering from implant amorphization because of the compound nature of III-Vs [6,7].
A number of alternatives are being pursued as a replacement for implantation as the junction technology of choice. One promising approach is selective regrowth . In this technique, either MBE or MOCVD is used to selectively regrow very heavily doped source/drain regions. This has three distinct advantages over implantation: high doping density, abrupt doping profile and reduced leakage current caused by the absence of implant damage. In addition to providing low parasitic series resistance, regrown source/drains can be used to apply uni-axial strain, further improving performance .
|Figure 3. a) Mono-layer doping process flow; b) SIMS profile after anneals.|
SEMATECH is pursuing a potentially defect-free alternative – mono layer doping (MLD)  (Fig. 3a). The III-V surface is terminated by a monolayer of dopant atoms, in this case sulfur, provided from a solution of ammonium sulfide. Other dopant solutions have been demonstrated and the concept could even be extended to ALD or plasma-based schemes. The wafer is then capped with dielectric and annealed. The dopant diffuses into the semiconductor and is activated. MLD has a number of advantages for the formation of ultrashallow junctions: low cost, high uniformity and low damage. Existing toolsets can be used to minimize costs. By terminating the surface with a monolayer of dopant, the exact dopant concentration is known and is self-limiting, allowing for accurate and repeatable junction resistivity. Perhaps most importantly, in contrast to ion implantation, MLD does not introduce lattice damage. Damage determines junction leakage current density, which in turn, controls the device off-state leakage. High mobility III-V materials generally have a smaller band-gap than silicon, which makes them particularly susceptible to high junction leakage, hence, damage-free junctions are a priority in this material system.
Figure 3b shows the extension sheet resistance as a function of depth for various doping densities. The mobility was calculated for each doping density using the empirical model from  calibrated by data from internal measurements. For a 5nm junction depth, a Nd >3x1019cm-3 is required to achieve sheet resistance <~200Ω/sq. Although the maximum doping density achieved in III-Vs is approximately an order of magnitude lower than silicon, in the 1019 to 1020 cm-3 range , the superior electron mobility >1500cm2/Vs even when highly doped allows low resistance shallow extensions at modest doping density. High Nd is not only attractive to reduce access resistance, but is also required to reduce contact resistance (Rc). When device dimensions and pitch are scaled aggressively (Fig. 1) Rc becomes dominant. When the access length (Lext) is reduced, so is the access resistance, but when the contact length (Lc) is reduced, Rc is increased. At an Lc of 30nm, an Rc of ~1Ωµm-2 is required to meet the parasitic series source drain resistance targets put forth by the ITRS.
Hetero-integration on silicon
A further challenge facing III-V MOSFETs is hetero-integration on a silicon platform. For III-V materials to be considered seriously, the enormous momentum behind silicon manufacturing must be harnessed. III-V MOSFET process flows must use standard silicon technology and must not contaminate silicon lines. Additionally, III-Vs must be hetero-integrated on a large diameter silicon platform to be economically viable. In conjunction with growth partners, SEMATECH is pursuing different technologies to enable high quality III-V growth on Si substrates.
There is a long history of III-V buffer technology development to enable III-Vs to be grown on Si [12-14]. Although thin buffer thickness <400nm would be required for a manufacturable co-integration scheme, thick buffer technology is a convenient interim method to demonstrate the feasibility of hetero-integration and manufacturing compatibility.
|Figure 4. a) TEM cross-section of the III-V on Si buffer; b) SEM cross-section of a III-V Lg = 140nm device on 200mm Si wafer, with inset photograph of completed III-V on silicon device wafer.|
A 53 % InGaAs buried HEMT structure was grown on a 4?? off-cut (100) Si wafer, with a 2µm GaAs buffer and a standard metamorphic InAlAs buffer. The mobility was measured to be ~ 5500cm2/Vs at a carrier concentration of 3.1x1012cm-2. A TEM cross-section of the buffer is given in Fig. 4a, from which a crude estimation of areal defect density was calculated to be 1.7x108cm-2.
Using similar buffer technology, SEMATECH has run a full device flow through a standard 200mm silicon process flow, including high-k, metal gate, source drain implantation and metal one processes. Systematic contamination monitoring was carried out after each step using TXRF analysis. A carefully designed processes flow, controlling tool contamination in a standard silicon fab line is under development. Figure 4b gives a SEM cross-section of a 140nm metal gate complete with high-k dielectric and silicon nitride spacers, fabricated on a 200mm production line using silicon compatible process flows. The inset is a photograph of the completed III-V on 200mm Si wafer.
SEMATECH is pursuing solutions to three of the most important technological hurdles facing III-V MOSFET development: high quality, low EOT gate dielectrics, damage-free low resistivity junctions, and hetero-integration on a VLSI compatible silicon substrate. We have demonstrated high-k/InGaAs interface with mid-gap Dit ~ 1x1012cm-2eV-1, ultra shallow junctions using a novel MLD process, and good quality III-V hetero-integrated on a silicon substrate with a mobility ~5500cm2/Vs. Further refinements of these process modules are still required, but results so far are highly encouraging for III-V MOSFETs to be used for ultra high speed, and ultra-low power applications. SEMATECH's focus is to critically assess and develop process modules and integration schemes to accelerate III-V MOSFET development and help guide the industry on the viability of this potentially exciting solution, to maintain pace with Moore's law.
1. "International Technology Roadmap for Semiconductors," (2006); http://www.itrs.net/Links/2006Update/2006UpdateFinal.htm.
2. B.R. Bennett, M.G. Ancona, J.B. Boos, B.V. Shanabrook, "Mobility Enhancement in Strained p-InGaSb Quantum Wells," Appl. Phys. Letters, vol. 91, 2007, p. 042104.
3. S.H. Lee, P. Majhi, J. Oh, B. Sassman, C. Young, A. Bowonder, et al., "Demonstration of Lg 55nm pMOSFETs with Si/Si0. 25Ge0. 75/Si Channels, High Ion/Ioff (>5 x 104), and Controlled Short Channel Effects (SCEs)," IEEE Electron Device Letters, vol. 29, 2008, pp. 1017–1020.
4. N. Goel, D. Hehb, S. Koveshnik, et al., "Addressing the Gate Stack Challenge for High Mobility InxGa1- xAs Channels for NFETs," IEDM Tech Dig, San Francisco, 2008, pp. 363–366.
5. J. Huang, N. Goel, H. Zhao, C. Kang, K. Min, G. Bersuker, et al., "InGaAs MOSFET Performance and Reliability Improvement by Simultaneous Reduction of Oxide and Interface Charge in ALD (La)AlOx/ZrO2 Gate Stack," IEDM Tech Dig, 2009, pp. 335-338.
6. E.F. Schubert, Doping in III-V Semiconductors, Cambridge University Press, 1993.
7. S.S. Gill, B.J. Sealy, "Review of Rapid Thermal Annealing of Ion Implanted GaAs," Jour. of The ECS, vol. 133, 1986, pp. 2590-2596.
8. U. Singisetti, M.A. Wistey, G. Burek, A.K. Baraskar, J. Cagnon, B.J. Thibeault, et al., "0.37mS/μm In0.53Ga0.47As MOSFET with 5nm Channel and Self-aligned Epitaxial Raised Source/Drain," Device Research Conf., 2009 67th Annual, 2009, pp. 253-254.
9. H.C. Chin, X. Gong, X. Liu, Z. Lin, Y.C. Yeo, "Strained In0.53Ga0.47As n-MOSFETs: Performance Boost with In situ DopedLattice-Mismatched Source/Drain Stressors and Interface Engineering," VLSI Tech. Dig., 2009, pp. 244-245.
10. J.C. Ho, A.C. Ford, Y. Chueh, P.W. Leu, O. Ergen, K. Takei, et al., "Nanoscale Doping of InAs Via Sulfur Monolayers," Appl. Phys. Letters, vol. 95, 2009, p. 072108.
11. S. Datta, S. Shi, K. Roenker, M. Cahay, W. Stanchina, "Simulation and Design of InAlAs/InGaAs pnp Heterojunction Bipolar Transistors," IEEE Trans. on Electron Devices, vol. 45, 1998, pp. 1634-1643.
12. M.K. Hudait, G. Dewey, S. Datta, J.M. Fastenau, J. Kavalieros, W.K. Liu, et al., "Heterogeneous Integration of Enhancement Mode In0.7Ga0.3As Quantum Well Transistor on Silicon Substrate using Thin 2μm Composite Buffer Architecture for High-Speed and Low-voltage (0.5V) Logic Applications," 2007 IEEE International Electron Devices Meeting, Washington, DC, USA: 2007, pp. 625-628.
13. K. Eisenbeiser, R. Emrick, R. Droopad, Z. Yu, J. Finder, S. Rockwell, et al., "GaAs MESFETs Fabricated on Si Substrates Using a SrTiO3 Buffer Layer," Electron Device Letters, IEEE, vol. 23, 2002, pp. 300-302.
14. H. Shichijo, R. Matyi, A. Taddiken, Y. Kao, "Monolithic Process for Co-integration of GaAs MESFET and Silicon CMOS Devices and Circuits," IEEE Trans. on Electron Devices, vol. 37, 1990, pp. 548-555.
Richard J. W. Hill received his MEng and PhD degrees in electronic and electrical engineering from the U. of Glasgow. He is a device engineer in Front End Processes at SEMATECH, 2706 Montopolis Drive, Austin, TX 78741 USA; ph.: 512-356-3040; email email@example.com.
Jeff C. Huang received his BS in control engineering, and his MS and PhD in electronics engineering from National Chiao Tung U., Taiwan. He is a project engineer in Front End Processes at SEMATECH.
Joel Barnett received his BS degree in chemical engineering from the U. of California-Berkeley in 1984 and has over 20 years of semiconductor experience. He is Senior Member of the Technical Staff in the Front End Processes division at SEMATECH.
Paul D. Kirsch received his BS in chemical engineering from the U. of Wisconsin-Madison and his PhD in chemical engineering from the U. of Texas at Austin. He is director of Front End Processes at SEMATECH.
Raj Jammy received his MS in electrical engineering from the U. of Rochester and his PhD in electrical engineering from Northwestern U. He is vice president of Materials and Emerging Technologies at SEMATECH.