Will interconnect manufacturing requirements cramp Moore's Law's style?
By Vidhya Ramachandran
The recent years have seen considerable contention in the semiconductor industry on whether Moore’s Law is alive and well , , . The impact of on-chip interconnect cost on advanced node technology products, in particular, has generated much discussion  and, some would say, discontent . Beyond 28nm, BEoL cost and complexity projections (Figure 1) show an explosion and at the upcoming 10nm node, on-chip interconnect costs are projected to exceed 50 percent of the SoC cost . Technologists from multiple functions in the semiconductor industry have to come together to address this issue, as will be evident at the Workshop “Manufacturing of Interconnect Technologies: Where Are We Now And Where Do We Go From Here?” to be held prior to the International Interconnect Technology and Advanced Metallization Conference (IITC/AMC) on May 20 in San Jose.
[caption id="attachment_59759" align="alignnone" width="724"] Figure 1. From , BEOL cost and mask count estimates for advanced nodes. Note the sharp rise beyond 28nm, driven by multiple patterning.[/caption]Particularly challenging at the 10nm and 7nm nodes is lithography. The incumbent is 193i technology, which is now being used to print significantly sub-wavelength features . At the 20nm node this has been accomplished by double patterning, but approaching 7nm this will require triple patterning, a new wavelength (e.g. EUV), or some other disruptive technology. This, in addition to a steep rise in the number of metal layers in order to route a higher density of transistors and more complex circuitry, influence mask count, process complexity and cycle-time, directly hitting at the heart of cost and yield. Photolithography researchers from GLOBALFOUNDRIES will review advancements in lithography that enable solutions for these issues at the IITC/AMC Workshop.
Many new materials are being introduced to meet RC requirements, such as lower K insulators and thinner and self-formed metal barrier layers . These implementations are not stand-alone changes, but come hand-in-hand with their respective versions of etch, CMP, cleans and so on, moving into new process condition regimes , . While these modules pose challenges in development, in manufacturing, where thousands of wafers could be at risk from a single process going out of control, new materials can be particularly problematic. These challenges are driving development of innovations in the methodology for introduction of new materials and processes, process control and yield management for advanced technologies at several industry leaders. New defects and failure mechanisms are being discovered and solved; new metrology methods are enabling more robust process control; and pervasive implementation of automated process control (APC) prevents process excursions.
As we are well-aware, aspects of semiconductor manufacturing that could act independently in the past such as design and process now have to work closer together throughout the entire life-cycle of a product, from conception to manufacturing ramp . We increasingly find that successful manufacturing is driven by “yield-aware” design, with robust follow-up between designers and manufacturers during the fabrication phase . Designers from ARM highlight the interconnect-related challenges of implementing their high performance cores in SoCs at 16 nm and beyond.
The transition to 450mm wafers is often touted as a significant cost breakthrough; however any significant cost savings from the transition to 450mm wafers will be strongly dependent on manufacturability readiness . Reports from researchers at the Global 450mm Consortium (G450C) on the status of this readiness underscore joint industry initiatives, standards and equipment supplier engagement.
With the acute focus on challenges in interconnect manufacturing with meeting Moore’s Law projections, interconnect technologists have their work cut out for them. However, the upside is that there is plenty of opportunity for innovation across the board. Some of this will be in evidence at the Panel Discussion to follow the IITC/AMC Workshop, where industry leaders will share their perspectives on how the industry will meet these challenges while remaining cost competitive. As we know, semiconductor engineers are a resourceful lot, and we look forward to all the exciting developments in store for us!
Vidhya Ramachandran is an Advanced Interconnect Technology Engineer at Qualcomm Technologies, Inc. and a co-organizer of the IITC/AMC 2014 Workshop titled ““Manufacturing of Interconnect Technologies: Where Are We Now And Where Do We Go From Here?”. Deepak Sekar, a Director at Rambus Labs, and General Co-Chair of IITC/AMC 2014 also contributed to the article.
 “Smart Mobile SoCs Driving the Semiconductor Industry: Technology Trend, Challenges and Opportunities”, Geoffrey Yeap, IEDM 2013.
 “Scope and Limit of Lithography to the End of Moore’s Law”, Burn Lin, ISPD 2012.
 ITRS Interconnect Workgroup 2012 Winter Update
 “Materials Challenges in Planarization and Interconnect Technologies”, Mansour Moinpur, International Conference on Planarization/CMP Technology 2007