Toshiba develops cost-reducing MEMS packaging

June 3, 2008 — Toshiba Corporation has optimized for MEMS two packaging technologies that promise significant cost reductions. Both can be applied at the wafer level, and both have been used to achieve multi-chip MEMS packaging with a control IC at a thickness of only 0.8mm. Toshiba says it will further develop and optimize these technologies to establish them for practical use.

The first technology covers encapsulation under normal atmospheric condition, the second a stronger structure for vacuum sealing.

As achieving cost efficiency and high productivity is one of the key objectives of MEMS, there are significant demands for small sized, hermetic cavity packaging technologies. Vacuum sealing is utilized in high speed applications, such as MEMS switch and gyroscopes, but Toshiba points out that there are various problems with this, including ringing. In applications where high speed is not required, such as use in mobile phones, low cost encapsulation under normal atmospheric condition technology is employed. Toshiba has developed both packaging technologies.

In encapsulation under normal atmospheric condition, a hermetic cavity is formed by coating a polymer sacrifice layer with SiO2 film, etching a cavity on the sacrifice layer through holes driven through the film, and then covering the film layer with a polymer cap. Etching efficiency is increased with larger holes, but this also raises the danger of polymer inflow into the cavity. Toshiba says it overcame this challenge by optimizing hole size and shape, achieving increased production efficiency and preventing any inflow. Furthermore, previous applications of this technology to MEMS chips was limited to non-water-resistant covering materials, but Toshiba also achieved a moisture-resistant package through chemical vapor deposition (CVD) of a hybrid structure organic and inorganic films.

In vacuum sealing, air pressure on the hermetic cavity can cause chip failure. According to Toshiba, the company overcame this with application of a new corrugated encapsulation structure that increases pressure resistance. In addition, changing the shape of the etching holes from circles to ovals reduced stress and risk of damage during etching. In a further step, laminating a thicker layer extended the process to multiple level cell packaging, where high pressure resistance is essential.


Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *


KLA-Tencor announces new defect inspection systems
07/12/2018KLA-Tencor Corporation announced two new defect inspection products at SEMICON West this week, addressing two key challenges in tool and process monit...
3D-Micromac unveils laser-based high-volume sample preparation solution for semiconductor failure analysis
07/09/2018microPREP 2.0 provides order of magnitude time and cost savings compared to traditional sample...
Leak check semiconductor process chambers quickly and reliably
02/08/2018INFICON,a manufacturer of leak test equipment, introduced the UL3000 Fab leak detector for semiconductor manufacturing maintenance teams t...