Focus on 3D TEST at IEEE Workshop

by Dr Phil Garrou, contributing editor

December 1, 2010 – The first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits "3D-TEST" was held earlier this month in Austin TX, chaired by Yervent Zorian of Virage Logic and Erik Jan Marinissen of IMEC.

"The 3D topic is really being picked up by the test community now, commented Marinissen. "At the ITC [International Test Conference] last year coverage of 3D testing was limited. This year we see significant coverage in the main ITC meeting, followed by a this workshop dedicated to 3D Test issues which was attended by nearly 100 professionals."

Marinissen presented the early results of the IEEE Computer Societies standardization study group on 3D Test. The 42 corporate and institute participants include: AMD, ARM, Cadence, Cascade Microtech, Cisco, IBM, IMEC Infineon, ITRI, Mentor Graphics, Qualcomm, ST Micro, Synopsys, TI, TSMC and Verigy. The following standardization needs were identified:

Bob Patti, CTO of Tezzaron, discussed their form of built in self test (BIST) called Bi-STAR. He claims that Bi-STAR tests and compares 2304 bits/clock cycle, "more than 100× faster than can be achieved by any external memory tester." Reportedly Bi-STAR can test and repair bad memory cells, line drivers, and sense amps; shorted word lines and bitlines; leaky bits; and bad secondary bus drivers.

Sanjiv Taneja, VP for front-end design at Cadence, showed a long list of test challenges. Integration of design and test, he offered, is the only way to solve these complex issues, and concurrent optimization for area, timing, power, and testability is the only means to achieve required predictability.

Ken Smith of Cascade Microtech showed details on their high-density MEMS probe card technology, which makes 1g tip forces feasible and very low pad damage (and scrub marks <100nm deep) possible at 40μm array pitch.

 

Such lithographically fabricated probe cards "enable scalability which will lower cost just as IC linewidth scaling has reduced the cost of IC functions," Smith said. "Instead of probe costs being roughly proportional to pincount, the cost of a MEMS probe should be roughly proportional to the probe area."

Chen Hao, test engineer at TSMC, presented an assessment of the failure modes seen when fabricating 3D ICs with microbumps including issues with alignment, TSV voids, impurities at the bonding interfaces, nonuniformity in the insulation liner, and TSV delamination from the substrate due to the thermal stress and warpage.

Besides testing, thermal issues, electromigration, TSV redundancy, and ESD also need attention, Hao added.


Dr. Phil Garrou from Microelectronic Consultants of NC is a contributing editor for Solid State Technology and Advanced Packaging on www.ElectroIQ.com. Read his blog, Insights from the Leading Edge.

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

NEW PRODUCTS

KLA-Tencor announces new defect inspection systems
07/12/2018KLA-Tencor Corporation announced two new defect inspection products at SEMICON West this week, addressing two key challenges in tool and process monit...
3D-Micromac unveils laser-based high-volume sample preparation solution for semiconductor failure analysis
07/09/2018microPREP 2.0 provides order of magnitude time and cost savings compared to traditional sample...
Leak check semiconductor process chambers quickly and reliably
02/08/2018INFICON,a manufacturer of leak test equipment, introduced the UL3000 Fab leak detector for semiconductor manufacturing maintenance teams t...