IEDM 2011: Hollow copper 3D TSVs

3D ICs with Cu through-silicon vias (TSV) are getting a lot of attention, but some issues relating to potential damage still have to be worked out — e.g., having Cu and Si in such close proximity can lead to physical stresses, and their fabrication processes can cause damage too. IBM researchers devised annular (hollow cylindrical) Cu TSVs to connect upper-level wires in a functional 32nm SOI 3D embedded memory module (128-Mb DRAM on top of a 96Mb DRAM, each using 0.039

POST A COMMENT

Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won't automatically be posted to your social media accounts unless you select to share.

Leave a Reply

Your email address will not be published. Required fields are marked *

NEW PRODUCTS

KLA-Tencor announces new defect inspection systems
07/12/2018KLA-Tencor Corporation announced two new defect inspection products at SEMICON West this week, addressing two key challenges in tool and process monit...
3D-Micromac unveils laser-based high-volume sample preparation solution for semiconductor failure analysis
07/09/2018microPREP 2.0 provides order of magnitude time and cost savings compared to traditional sample...
Leak check semiconductor process chambers quickly and reliably
02/08/2018INFICON,a manufacturer of leak test equipment, introduced the UL3000 Fab leak detector for semiconductor manufacturing maintenance teams t...