Five takeaways from TSMC's 450mm pledge


by James Montgomery, news editor

February 11, 2011 --
TSMC's Morris Chang had some surprisingly specific & bullish comments about the 450mm wafer-size transition, practically as an aside during 4Q10 quarterly results call a couple weeks ago. It seems surprisingly direct and specific -- and somewhat counter to what most everyone else has been saying, that the industry downturn (and general lack of supplier enthusiasm) have pushed 450mm well outside the ITRS' original schedule:

"Our first 450-millimeter pilot line is planned at our Fab12 Phase VI, starting with 20-nanometer technology. The timing of the pilot line will be around 2013, 2014. Our first 450-millimeter production line is planned in around 2015, 2016."

We asked a few industry analysts what they thought of TSMC's statement, and they generally agreed on several key interpretations:

Don't bet on it -- or against it.  TSMC's newly stated timeline (2013-14 pilot production, 2015-16 production ramp) is basically aligned with what's still on the 2010 ITRS Roadmap (unchanged from the 2009 version), though an anticipated ITRS reevaluation later this year might officially push things back a little. The silence (so far) from the other original two 450mm proponents, Intel and Samsung, also suggests the original proposed schedule of a 2012 pilot line has slipped. "Very early pilot production by 2014 is probably doable, and I think the first true volume-production-sized fabs have to be 2.5-3 years away from that," says IC Insights' Trevor Yancey.

It won't be as hard as 300mm.  300mm wafer processing didn't really get into gear until TSMC announced a real fab,
says VLSI Research's Dan Hutcheson, and even then there were delays e.g. a lack of automation standards. But because those are now in place, the real technical hurdles to a 450mm transition are tool availability and process development, so "it should go smoother than 300mm," he writes.

The real problems aren't technical, they're economic.  Developing the infrastructure to support a 450mm wafer-size transition will be tough, but it's not the real challenge -- it's a matter of delivering the required economic payback.
"You have to be able to drop the cost of producing a square inch of silicon by at least 30% to make it worthwhile," said Bob Johnson, research VP at Gartner. That'll basically mean getting the same throughput (wafers/hour) at 450mm as at 300mm. And that means overcoming hurdles in area-sensitive processes such as lithography, implant, and inspection. Scan/step will need to be 2.25x faster to maintain equal throughput, or else add more stages and associated components (e.g. optics and lasers) which will drive up tool costs. And don't forget about EUV lithography, which still has serious throughput issues but is also on the development path parallel to (and eventually intersecting with) 450mm wafer processing. And discussion

Without economic justification -- and that includes satisfying toolmakers' desire for return on their R&D investments -- volume production for 450mm won't happen, Johnson says.

It's when, not if.  Tool suppliers have publicly bellyached from the first suggestions of 450mm about needing devicemakers to help support development (if not bear it largely/entirely), as well as clear targets to revenue generation. They still remember the switchover to 300mm which took years longer than expected, and with debatable ROI to them. Nevertheless, the industry has been pushing ahead with developing a 450mm infrastructure, and a lot of suppliers are at least working behind the scenes with their customers. "There is definitely progress being made in developing the technology and there seems to be greater cooperation across the industry than was experience with 300mm development," said Yancey. "Most equipment/materials suppliers are developing technology and/or participating in the co-ops whether they will admit it or not." Because for them, it's the same argument as for devicemakers getting off the leading-edge process train -- if you're not supplying 450mm tools, you're dead in the market. "If you are an equipment supplier, it means you can no longer ignore 450mm," said Hutcheson.

If TSMC goes, everyone goes.  Intel carried the industry's wafer-size transition torch at 150mm, and IBM did it at 200mm. TSMC was an early catalyst at what generally was an industry-supported 300mm transition. Maybe the top foundry is willing to "be the one with the arrows in their back" and take a leadership role at 450mm, writes Hutcheson. Gartner's Johnson agrees: "It will have to provide a big check to a few tool suppliers to fund 450mm, and also to fund the first pilot line to see if they can get the costs down," which is probably what Intel and others would prefer to see before committing. "If that happens, then it will get interesting."

Every chipmaker planning a fab must now decide whether TSMC means to stick to that timeline, and prepare their own responses. "You can't be a fast follower with wafer size transitions because fabs have such long lives," says Hutcheson, noting how Japan gambled at 200mm and got passed by Taiwan and Korea. (Nor can one develop a leading-edge process and simply port it to new wafer size, he points out, recalling TI in the mid-90s.)

Bottom line: Look for others to quickly crystallize their 450mm strategies, starting with Samsung and GlobalFoundries. Intel's soon-to-come new development fab, D1X,
will apparently be 450mm-capable, but the chipmaker likely would officially join the movement too.

Font Sizes:


Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. 


Electroiq 2 EIQ2


Automated Test Creation for Mixed Signal IP using IJTAG

The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embe...

Faster Time to Root Cause with Diagnosis-Driven Yield Analysis

This whitepaper describes the benefits of implementing a diagnosis-driven yield analysis flow using the Tessent® Diagnosis and Tessent YieldInsight® software...


Innovation in Semiconductor Manufacturing Instrumentation

As the industry is incorporating more MEMS devices with integrated magnetic sensors, they are encountering challenges that cannot be overcome with ...

3D and 2.5D Integration: A Status Report Live Event

This webcast will explore the present status of 2.5 and 3D integration, including TSV formation.

Questions and answers on FD-SOI

Fri Jan 04 14:56:00 CST 2013

Present your ideas at The ConFab in 2013

Mon Nov 26 09:04:00 CST 2012

The ConFab 2013 countdown begins

Thu Aug 09 16:18:00 CDT 2012

The ConFab: Big data is here

Sun Jun 03 19:19:00 CDT 2012

Oh, snap!: Pics from The ConFab

Sun Jun 03 19:09:00 CDT 2012



Volume 56, Issue 1

Article Archive for Solid State Technology.

© 2013. PennWell Corporation. All Rights Reserved. PRIVACY POLICY | TERMS AND CONDITIONS