Cadence Design Systems, Inc. today announced that the Cadence Innovus Implementation System has been qualified for Samsung Foundry’s latest 10-nanometer (10nm) process. The Innovus Implementation System is a next-generation physical implementation tool with integrated signoff engines that have been validated for Samsung designs, providing customers with the fastest path to implementation and closure and optimal power, performance and area (PPA).

The Innovus Implementation System offers customers key technologies for using the Samsung 10nm process including the GigaPlace solver-based placement technology, a slack-driven, pin access-aware placer that improves electrical and physical design convergence at advanced nodes. The tool also offers integration with the Cadence Quantus QRC Extraction Solution, the Tempus Timing Signoff Solution, the Voltus Power Integrity Solution and the Physical Verification System, all of which enable design convergence for faster design closure. The Innovus Implementation System incorporates a massively parallel architecture that increases capacity and drives better turnaround time without compromising PPA.

“We have collaborated with Samsung to enable customers to deploy production flows on 10nm FinFET designs in order to achieve the best PPA and overcome design complexity to meet aggressive time-to-market demands,” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital and Signoff Group at Cadence. “We are actively working with customers on new designs on the Samsung 10nm process using the Innovus Implementation System, and we are seeing early successes that can enable these designers to stay in front of the competition.”