3D ICs with Cu through-silicon vias (TSV) are getting a lot of attention, but some issues relating to potential damage still have to be worked out — e.g., having Cu and Si in such close proximity can lead to physical stresses, and their fabrication processes can cause damage too. IBM researchers devised annular (hollow cylindrical) Cu TSVs to connect upper-level wires in a functional 32nm SOI 3D embedded memory module (128-Mb DRAM on top of a 96Mb DRAM, each using 0.039
POST A COMMENT
Easily post a comment below using your Linkedin, Twitter, Google or Facebook account. Comments won’t automatically be posted to your social media accounts unless you select to share.
TOP BLOG POSTS
LIVE NEWS FEED
Brewer Science closer to zero-landfill status with “Big Blue” compactor that turns waste into electricity