Synopsys, Inc. (Nasdaq: SNPS)Â today announced that the Liberty Technical Advisory Board (LTAB) and Interconnect Modeling Technical Advisory Board (IMTAB) have ratified new modeling constructs to address timing and parasitic extraction challenges at process nodes down to two nanometers (nm). Mobile device requirements for ultra-low power and manufacturing challenges require new approaches to ensure the best accuracy at signoff while enabling design tools to optimize for the lowest power consumption. In addition, device architectures, mask, and patterning techniques at these nodes result in artifacts that must be modeled by new extensions in the interconnect technology file (ITF).
In power analysis, the Liberty standard has been enhanced to provide better insight into the assumptions use for computation of dynamic power values in the library models. Extraction modeling in the ITF file now addresses gate resistance for new device architectures, as well as patterning extensions on interconnect and trench contact structures.
“Through close collaboration with leading foundries and IDMs, we are able to keep modeling standards out in front of the next wave of advanced process nodes,” said Jacob Avidan, senior vice president of engineering in Synopsysâ€™ Digital Group. “The latest modeling enhancements ratified by the Liberty and ITF technical advisory boards are essential to achieving timing and power requirements that allow our partners to bring the highest quality designs to market in the shortest time possible.”
All LTAB/IMTAB proposals have been quickly incorporated into Synopsysâ€™ Fusion Design Platformâ„˘to enable support for early technology adopters. Tools in the Fusion Design Platform include Design CompilerÂ® synthesis, IC Compilerâ„˘ II place-and-route, StarRCÂ® extraction, PrimeTimeÂ®signoff, and PrimePower power analysis.