Wafer Level Packaging

MAGAZINE



WAFER LEVEL PACKAGING ARTICLES



SEMI integration of ESD Alliance underway

08/14/2018  SEMI today announced that all legal requirements have been met for the ESD (Electronic Systems Design) Alliance to become a SEMI Strategic Association Partner.

Mid-year global semiconductor sales up 20.4% compared to 2017

08/06/2018  Q2 sales are highest on record, 6.0 percent more than previous quarter, 20.5 percent higher than Q2 of last year.

SEMI High-Tech Facility events: Shaping the future of smart factories in Taiwan

08/02/2018  The march to greater precision, efficiency and safety – the lifeblood of high-technology manufacturing facilities – has taken on a new urgency as emerging applications such artificial intelligence (AI), the Internet of Things (IoT) and Industry 4.0 give new meaning to smart factories.

Semiconductor Research Corporation releases $26M in new research funds

07/26/2018  JUMP program funds 24 new research projects to amplify mission of its six innovation centers.

North American semiconductor equipment industry posts June 2018 billings

07/25/2018  Global billings of North American equipment manufacturers declined for the current month by 8 percent from the historic high but is still 8 percent higher than billings for the same period last year.

Toshiba Memory Corporation develops 96-layer BiCS FLASH with QLC technology

07/23/2018  Toshiba Memory will start to deliver samples to SSD and SSD controller manufacturers for evaluation from the beginning of September, and expects to start mass production in 2019.

Rahul Goyal of Intel elected Board Chair of Silicon Integration Initiative

07/19/2018  Rahul Goyal of Intel has been elected to a one-year term as board chair of Silicon Integration Initiative, a research and development joint venture that provides standard interoperability solutions for integrated circuit design tools.

The outlook for new metrology approaches

07/10/2018  To keep up with Moore's Law, the semiconductor industry continues to push the envelope in developing new device architectures containing novel materials.

Material innovations for advancements in fan-out packaging

07/09/2018  The development of a new class of materials with superior functionalities is essential to enable emerging process schemes for wafer- or panel-level FO packaging.

Optimized stepping for fan-out wafer and panel packaging

07/09/2018  Optimized stepping, based on parallel analysis of die placement errors and prediction of overlay errors, can increase lithography throughput by more than an order of magnitude and deliver commensurate reductions in cost of ownership. The productivity benefits of optimized stepping are demonstrated using a test reticle with known die placement errors.

Big changes at the top and bottom of Q1 semiconductor equipment market shares

07/09/2018  Market shares of semiconductor equipment manufacturers shifted significantly in Q1 2018 as Applied Materials, the top supplier dropped, according to the report “Global Semiconductor Equipment: Markets, Market Shares, Market Forecasts,” recently published by The Information Network.

SEMICON West 2018 highlights smart technologies, workforce development, industry growth

07/09/2018  Smart technologies take center stage tomorrow as SEMICON West, the flagship U.S. event for connecting the electronics manufacturing supply chain, opens for three days of insights into leading technologies and applications that will power future industry expansion.

$62.7B semiconductor equipment forecast: Top previous record, Korea at top but China closes the gap

07/09/2018  Releasing its Mid-Year Forecast at the annual SEMICON West exposition, SEMI, the global industry association representing the electronics manufacturing supply chain, today reported that worldwide sales of new semiconductor manufacturing equipment are projected to increase 10.8 percent to $62.7 billion in 2018, exceeding the historic high of $56.6 billion set last year.

MORE WAFER-LEVEL-PACKAGING ARTICLES

TWITTER


WEBCASTS



Advanced Packaging

Date and time TBD

Back-end packaging is increasingly important to semiconductor device form factor, thermal and power performance, and costs. Compounded by the demand for lead-free processing and the soaring cost of gold, the industry is developing new approaches to packaging, including redistribution layers (RDL), through silicon vias (TSV), copper pillars, wafer-level packaging (WLP) and copper wire bonding. Experts will discuss these and other approaches in this webcast.

Sponsored By:

Lithography

Date and time TBD

EUV lithography has been under intense development for years and appears to be close to production. Yet its delay has the industry searching for alternatives, including double, triple and even quadruple patterning, directed self-assembly, multi-e-beam and nanoimprint. In this webcast, experts will detail various options, future scenarios and challenges that must still be overcome.

Sponsored By:

Environment, Safety & Health

Date and time TBD

The semiconductor industry is an acknowledged global leader in promoting environmental sustainability in the design, manufacture, and use of its products, as well as the health and safety of its operations and impacts on workers in semiconductor facilities (fabs). We will examine trends and concerns related to emissions, chemical use, energy consumption and worker safety and health.

Sponsored By:

More Webcasts

TECHNOLOGY PAPERS



Maximize uptime and optimize maintenance with AMS

Yukinobu Hayashi, Senior Field Applications Engineer from CyberOptics, explains the application uses of the WaferSense® Auto Multi Sensor™ (AMS) for Leveling, Vibration, and Relative Humidity (RH) that facilitates maximizing uptime and optimizes maintenance. The combination of these attributes in a thin wafer shaped all-in-one wireless sensor, provides engineers the ability to acquire highly repeatable measurements of tilt, vibration, and humidity while under a vacuum and without venting a chamber. The quantitative numeric results give engineers an objective basis for comparisons, and analysis that can be reproducible across multiple users over extended periods of time. June 13, 2018
Sponsored by CyberOptics

Leveraging Baseline Checks for Robust Reliability Verification

As IP and IC designers and verification teams tackle increased complexity and expectations, reliability verification has become a necessary ingredient for success. Automotive, always-on mobile devices, IOT and other platforms require increasingly lower power envelopes and reduced device leakage while maintaining overall device performance. Foundries have also created new process nodes targeted for these applications. Having the ability to establish baseline checks for design and reliability requirements is critical to first pass success. January 08, 2018
Sponsored by Mentor Graphics

Testing PAs under Digital Predistortion and Dynamic Power Supply Conditions

The power amplifier (PA) – as either a discrete component or part of an integrated front end module (FEM) – is one of the most integral RF integrated circuits (RFICs) in the modern radio. In Part 2 of this white paper series, you will learn different techniques for testing PAs via an interactive white paper with multiple how-to videos.September 06, 2017
Sponsored by National Instruments

More Technology Papers

VIDEOS